JPS6153749B2 - - Google Patents

Info

Publication number
JPS6153749B2
JPS6153749B2 JP56152664A JP15266481A JPS6153749B2 JP S6153749 B2 JPS6153749 B2 JP S6153749B2 JP 56152664 A JP56152664 A JP 56152664A JP 15266481 A JP15266481 A JP 15266481A JP S6153749 B2 JPS6153749 B2 JP S6153749B2
Authority
JP
Japan
Prior art keywords
processing
terminal
processing means
processor
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56152664A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5854436A (ja
Inventor
Hidehiko Yanagisawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56152664A priority Critical patent/JPS5854436A/ja
Publication of JPS5854436A publication Critical patent/JPS5854436A/ja
Publication of JPS6153749B2 publication Critical patent/JPS6153749B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP56152664A 1981-09-26 1981-09-26 端末制御装置 Granted JPS5854436A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56152664A JPS5854436A (ja) 1981-09-26 1981-09-26 端末制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56152664A JPS5854436A (ja) 1981-09-26 1981-09-26 端末制御装置

Publications (2)

Publication Number Publication Date
JPS5854436A JPS5854436A (ja) 1983-03-31
JPS6153749B2 true JPS6153749B2 (enrdf_load_stackoverflow) 1986-11-19

Family

ID=15545383

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56152664A Granted JPS5854436A (ja) 1981-09-26 1981-09-26 端末制御装置

Country Status (1)

Country Link
JP (1) JPS5854436A (enrdf_load_stackoverflow)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4603385A (en) * 1983-05-11 1986-07-29 International Business Machines Corp. Integrated data processing/text processing system having a terminal with dual emulation and enhanced function capabilities
JPS59208629A (ja) * 1983-05-11 1984-11-27 インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン 統合デ−タ処理/テキスト処理システム
JPS6062324A (ja) * 1983-09-14 1985-04-10 Nippon S Ii C Kk 地盤改良工法
JPS61133454A (ja) * 1984-12-03 1986-06-20 Hitachi Ltd 端末制御方式
JPS61257046A (ja) * 1985-05-10 1986-11-14 Fujitsu Ltd 回線制御方式
JPS6225329A (ja) * 1985-07-25 1987-02-03 Fujitsu Ltd 制御プログラム生成制御方式
JPH0754505B2 (ja) * 1988-11-30 1995-06-07 株式会社ピーエフユー ホスト・ワークステーション間連携処理方式
JPH0693688B2 (ja) * 1989-03-31 1994-11-16 松下電器産業株式会社 通信機能付き電子機器

Also Published As

Publication number Publication date
JPS5854436A (ja) 1983-03-31

Similar Documents

Publication Publication Date Title
US5446841A (en) Multi-processor system having shared memory for storing the communication information used in communicating between processors
CA2111237A1 (en) Multiprocessor distributed initialization and self-test system
JPS6153749B2 (enrdf_load_stackoverflow)
JP2003515805A (ja) プロセッサシステム
JPS5926158B2 (ja) 過負荷制御方式
JPS6239792B2 (enrdf_load_stackoverflow)
JPS5878237A (ja) デ−タ転送処理切換方法
JPS6148747B2 (enrdf_load_stackoverflow)
JP2713917B2 (ja) 情報処理装置
JP2576656B2 (ja) 付加プロセッサを含む電子交換システム
JPS6061859A (ja) マイクロコンピュ−タのデ−タ通信方式
JPH01282665A (ja) オンライン制御方式
JPH07182261A (ja) 情報処理装置
JPS605331A (ja) ラインプリンタ
JP2973724B2 (ja) 割り込み制御方式
JPH0142193Y2 (enrdf_load_stackoverflow)
JPH0241551A (ja) 相手を特定する割込み処理方法
IES62347B2 (en) Automatic data transmission
JPS58221426A (ja) プログラムロ−ド方式
JPS59139424A (ja) リモ−ト初期設定方式
JPH0233179B2 (enrdf_load_stackoverflow)
JPH056337A (ja) 端末装置のデータ通信装置
JPS57186282A (en) Information processing system
JPS5718094A (en) Data copying system for duplex memory
JPS5886644A (ja) 割込み処理方式