JPS6149704B2 - - Google Patents
Info
- Publication number
- JPS6149704B2 JPS6149704B2 JP55036470A JP3647080A JPS6149704B2 JP S6149704 B2 JPS6149704 B2 JP S6149704B2 JP 55036470 A JP55036470 A JP 55036470A JP 3647080 A JP3647080 A JP 3647080A JP S6149704 B2 JPS6149704 B2 JP S6149704B2
- Authority
- JP
- Japan
- Prior art keywords
- page
- real
- address
- channel
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3647080A JPS56134380A (en) | 1980-03-21 | 1980-03-21 | Address converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3647080A JPS56134380A (en) | 1980-03-21 | 1980-03-21 | Address converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56134380A JPS56134380A (en) | 1981-10-21 |
| JPS6149704B2 true JPS6149704B2 (enrdf_load_stackoverflow) | 1986-10-30 |
Family
ID=12470693
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3647080A Granted JPS56134380A (en) | 1980-03-21 | 1980-03-21 | Address converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56134380A (enrdf_load_stackoverflow) |
-
1980
- 1980-03-21 JP JP3647080A patent/JPS56134380A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56134380A (en) | 1981-10-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5461721A (en) | System for transferring data between I/O devices and main or expanded storage under dynamic control of independent indirect address words (IDAWs) | |
| US5604889A (en) | Memory management system for checkpointed logic simulator with increased locality of data | |
| JPS6376034A (ja) | 多重アドレス空間制御方式 | |
| US4975872A (en) | Dual port memory device with tag bit marking | |
| JPH0115903B2 (enrdf_load_stackoverflow) | ||
| JPS5844263B2 (ja) | 記憶制御回路 | |
| JPS6149704B2 (enrdf_load_stackoverflow) | ||
| JPS60205644A (ja) | メモリアドレス拡張方式 | |
| JPH01261758A (ja) | コンピュータ装置 | |
| JPS5856277A (ja) | 情報処理装置ならびに方法 | |
| US5434979A (en) | Disk drive controller | |
| JP2000029508A (ja) | プログラマブルコントローラ | |
| JPH05250263A (ja) | 仮想プロセッサ方式及び不揮発化記憶方式 | |
| JPS60134940A (ja) | 情報処理装置のレジスタ選択方式 | |
| JP2735400B2 (ja) | 非同期入出力制御方式 | |
| JPS63237143A (ja) | プログラマブルコントロ−ラ | |
| JPS61127050A (ja) | メモリ制御方式 | |
| JPH05265942A (ja) | Dma制御部におけるデータ入出力方法 | |
| JPS6229813B2 (enrdf_load_stackoverflow) | ||
| JPS6238746B2 (enrdf_load_stackoverflow) | ||
| JP2002024077A (ja) | 半導体メモリの書込制御装置及びその方法 | |
| JPS59161751A (ja) | 命令走行アドレス記録装置 | |
| JPS60225949A (ja) | デイスクキヤツシユ装置の制御方法 | |
| JPH05127979A (ja) | メモリアドレス空間拡張装置 | |
| JPH0667982A (ja) | アドレス変換方式 |