JPS6148053A - メモリ制御装置 - Google Patents

メモリ制御装置

Info

Publication number
JPS6148053A
JPS6148053A JP59170214A JP17021484A JPS6148053A JP S6148053 A JPS6148053 A JP S6148053A JP 59170214 A JP59170214 A JP 59170214A JP 17021484 A JP17021484 A JP 17021484A JP S6148053 A JPS6148053 A JP S6148053A
Authority
JP
Japan
Prior art keywords
memory
control device
request
data
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59170214A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0353658B2 (enrdf_load_stackoverflow
Inventor
Yuzo Omori
大森　祐三
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59170214A priority Critical patent/JPS6148053A/ja
Publication of JPS6148053A publication Critical patent/JPS6148053A/ja
Publication of JPH0353658B2 publication Critical patent/JPH0353658B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59170214A 1984-08-15 1984-08-15 メモリ制御装置 Granted JPS6148053A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59170214A JPS6148053A (ja) 1984-08-15 1984-08-15 メモリ制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59170214A JPS6148053A (ja) 1984-08-15 1984-08-15 メモリ制御装置

Publications (2)

Publication Number Publication Date
JPS6148053A true JPS6148053A (ja) 1986-03-08
JPH0353658B2 JPH0353658B2 (enrdf_load_stackoverflow) 1991-08-15

Family

ID=15900783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59170214A Granted JPS6148053A (ja) 1984-08-15 1984-08-15 メモリ制御装置

Country Status (1)

Country Link
JP (1) JPS6148053A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5764384A (en) * 1980-10-06 1982-04-19 Ibm Main memory clearing system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5764384A (en) * 1980-10-06 1982-04-19 Ibm Main memory clearing system

Also Published As

Publication number Publication date
JPH0353658B2 (enrdf_load_stackoverflow) 1991-08-15

Similar Documents

Publication Publication Date Title
RU2212704C2 (ru) Структура совместно используемого кэша для временных и невременных команд
US6598127B2 (en) Information processing system with prefetch instructions having indicator bits specifying a quantity of operand data for prefetching
US6122712A (en) Cache coherency controller of cache memory for maintaining data anti-dependence when threads are executed in parallel
JP2822588B2 (ja) キャッシュメモリ装置
JP2516300B2 (ja) 多重プロセツサ・システムの性能の最適化装置及び方法
US7085897B2 (en) Memory management for a symmetric multiprocessor computer system
US4481573A (en) Shared virtual address translation unit for a multiprocessor system
US5778432A (en) Method and apparatus for performing different cache replacement algorithms for flush and non-flush operations in response to a cache flush control bit register
JPH0576060B2 (enrdf_load_stackoverflow)
JP3236287B2 (ja) マルチプロセッサシステム
US20030236947A1 (en) Prevention of conflicting cache hits without an attendant increase in hardware
US6038642A (en) Method and system for assigning cache memory utilization within a symmetric multiprocessor data-processing system
EP0533427B1 (en) Computer memory control system
JP2008502069A (ja) メモリ・キャッシュ制御装置及びそのためのコヒーレンシ動作を実行する方法
US6049852A (en) Preserving cache consistency in a computer system having a plurality of memories with overlapping address ranges
JPS6148053A (ja) メモリ制御装置
JP2004110240A (ja) キャッシュメモリ装置
JP2685455B2 (ja) データ処理装置
KR100246864B1 (ko) 제2캐시 메모리를 위한 캐시 플러시 방법 및 캐시 메모리를 갖춘 컴퓨터 메모리 시스템
EP0787326B1 (en) System and method for processing of memory data and communication system comprising such system
JPS60701B2 (ja) デ−タ処理装置
JPH042978B2 (enrdf_load_stackoverflow)
JPH03172943A (ja) キャッシュメモリ制御方式
JP3187446B2 (ja) キャッシュメモリ制御装置
JPS60183652A (ja) キヤツシユメモリ制御方法