JPH0353658B2 - - Google Patents

Info

Publication number
JPH0353658B2
JPH0353658B2 JP59170214A JP17021484A JPH0353658B2 JP H0353658 B2 JPH0353658 B2 JP H0353658B2 JP 59170214 A JP59170214 A JP 59170214A JP 17021484 A JP17021484 A JP 17021484A JP H0353658 B2 JPH0353658 B2 JP H0353658B2
Authority
JP
Japan
Prior art keywords
memory
request
data
control device
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59170214A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6148053A (ja
Inventor
Juzo Oomori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59170214A priority Critical patent/JPS6148053A/ja
Publication of JPS6148053A publication Critical patent/JPS6148053A/ja
Publication of JPH0353658B2 publication Critical patent/JPH0353658B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59170214A 1984-08-15 1984-08-15 メモリ制御装置 Granted JPS6148053A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59170214A JPS6148053A (ja) 1984-08-15 1984-08-15 メモリ制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59170214A JPS6148053A (ja) 1984-08-15 1984-08-15 メモリ制御装置

Publications (2)

Publication Number Publication Date
JPS6148053A JPS6148053A (ja) 1986-03-08
JPH0353658B2 true JPH0353658B2 (enrdf_load_stackoverflow) 1991-08-15

Family

ID=15900783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59170214A Granted JPS6148053A (ja) 1984-08-15 1984-08-15 メモリ制御装置

Country Status (1)

Country Link
JP (1) JPS6148053A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4399506A (en) * 1980-10-06 1983-08-16 International Business Machines Corporation Store-in-cache processor means for clearing main storage

Also Published As

Publication number Publication date
JPS6148053A (ja) 1986-03-08

Similar Documents

Publication Publication Date Title
KR100491435B1 (ko) 다수의 시스템 버스를 가지는 컴퓨터 시스템 내의 메모리 일관성을 유지하기 위한 시스템 및 방법
US5802582A (en) Explicit coherence using split-phase controls
US6122712A (en) Cache coherency controller of cache memory for maintaining data anti-dependence when threads are executed in parallel
EP0072179B1 (en) Clearing invalid addresses in cache memory
CA1124888A (en) Integrated multilevel storage hierarchy for a data processing system with improved channel to memory write capability
JP2516300B2 (ja) 多重プロセツサ・システムの性能の最適化装置及び方法
EP0077451B1 (en) Storage subsystem including a bypassable cache
US6088769A (en) Multiprocessor cache coherence directed by combined local and global tables
JP2916420B2 (ja) チェックポイント処理加速装置およびデータ処理方法
US6625698B2 (en) Method and apparatus for controlling memory storage locks based on cache line ownership
EP0833248B1 (en) Computer system with memory update history storage
US4912631A (en) Burst mode cache with wrap-around fill
EP0347040A1 (en) Data memory system
JPS6042503B2 (ja) 多重処理システムにおけるキヤツシユ制御機構
JPH0576060B2 (enrdf_load_stackoverflow)
JP3236287B2 (ja) マルチプロセッサシステム
EP0533427B1 (en) Computer memory control system
US5737568A (en) Method and apparatus to control cache memory in multiprocessor system utilizing a shared memory
US6490662B1 (en) System and method for enhancing the reliability of a computer system by combining a cache sync-flush engine with a replicated memory module
EP0567355B1 (en) A method and apparatus for operating a multiprocessor computer system having cache memories
US6021466A (en) Transferring data between caches in a multiple processor environment
JPS63253448A (ja) マルチ計算機装置
US20060095668A1 (en) Method for processor to use locking cache as part of system memory
JPH0353658B2 (enrdf_load_stackoverflow)
JPH06309231A (ja) キャッシュメモリ制御方法