JPS6145310B2 - - Google Patents

Info

Publication number
JPS6145310B2
JPS6145310B2 JP53107789A JP10778978A JPS6145310B2 JP S6145310 B2 JPS6145310 B2 JP S6145310B2 JP 53107789 A JP53107789 A JP 53107789A JP 10778978 A JP10778978 A JP 10778978A JP S6145310 B2 JPS6145310 B2 JP S6145310B2
Authority
JP
Japan
Prior art keywords
counter
flip
flop
comparator
loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53107789A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5534373A (en
Inventor
Hajime Nagai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP10778978A priority Critical patent/JPS5534373A/ja
Publication of JPS5534373A publication Critical patent/JPS5534373A/ja
Publication of JPS6145310B2 publication Critical patent/JPS6145310B2/ja
Granted legal-status Critical Current

Links

JP10778978A 1978-09-01 1978-09-01 Magnetic bubble memory controller Granted JPS5534373A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10778978A JPS5534373A (en) 1978-09-01 1978-09-01 Magnetic bubble memory controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10778978A JPS5534373A (en) 1978-09-01 1978-09-01 Magnetic bubble memory controller

Publications (2)

Publication Number Publication Date
JPS5534373A JPS5534373A (en) 1980-03-10
JPS6145310B2 true JPS6145310B2 (enrdf_load_stackoverflow) 1986-10-07

Family

ID=14468061

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10778978A Granted JPS5534373A (en) 1978-09-01 1978-09-01 Magnetic bubble memory controller

Country Status (1)

Country Link
JP (1) JPS5534373A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58189524A (ja) * 1982-04-30 1983-11-05 Sumitomo Heavy Ind Ltd 原動機関の故障検知装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3997877A (en) * 1975-03-03 1976-12-14 Texas Instruments Incorporated Timing control means for a magnetic domain memory

Also Published As

Publication number Publication date
JPS5534373A (en) 1980-03-10

Similar Documents

Publication Publication Date Title
US4023142A (en) Common diagnostic bus for computer systems to enable testing concurrently with normal system operation
KR970004074B1 (ko) 메모리 장치 및 이를 포함한 집적 회로
US5201036A (en) Data processor having wait state control unit
US5790626A (en) Bi-directional linear feedback shift register
US3478325A (en) Delay line data transfer apparatus
JPH0283899A (ja) 半導体記憶装置
US3594565A (en) Round off apparatus for electronic calculators
US4290117A (en) Memory device with circulating storage loops
JPS6145310B2 (enrdf_load_stackoverflow)
GB1468753A (en) Associative memory
JPS60181851A (ja) 部分書込み制御方式
SU1660007A1 (ru) Устройство для контроля переходов
SU1149257A1 (ru) Устройство дл выборки команд
SU1305771A1 (ru) Устройство управлени буферной пам тью
US6728155B2 (en) Serial access memory and data write/read method
JP2600376B2 (ja) メモリ制御装置
SU1596390A1 (ru) Устройство буферной пам ти
JPS5811711B2 (ja) 記憶装置
SU1042023A1 (ru) Устройство контрол микропроцессорных блоков
JPS585480B2 (ja) 磁気バブルメモリ制御方式
SU1295447A1 (ru) Запоминающее устройство
SU1642466A1 (ru) Устройство управлени логическим выводом
SU1711229A1 (ru) Запоминающее устройство
JPS61222091A (ja) ダイナミツクメモリのリフレツシユ方式
SU1290327A1 (ru) Устройство формировани сигнала прерывани