JPS6144341B2 - - Google Patents
Info
- Publication number
- JPS6144341B2 JPS6144341B2 JP54097614A JP9761479A JPS6144341B2 JP S6144341 B2 JPS6144341 B2 JP S6144341B2 JP 54097614 A JP54097614 A JP 54097614A JP 9761479 A JP9761479 A JP 9761479A JP S6144341 B2 JPS6144341 B2 JP S6144341B2
- Authority
- JP
- Japan
- Prior art keywords
- data processing
- processing system
- dual
- processing systems
- systems
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Retry When Errors Occur (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9761479A JPS5622144A (en) | 1979-07-31 | 1979-07-31 | Dual data processing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9761479A JPS5622144A (en) | 1979-07-31 | 1979-07-31 | Dual data processing system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5622144A JPS5622144A (en) | 1981-03-02 |
| JPS6144341B2 true JPS6144341B2 (OSRAM) | 1986-10-02 |
Family
ID=14197077
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9761479A Granted JPS5622144A (en) | 1979-07-31 | 1979-07-31 | Dual data processing system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5622144A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60150159A (ja) * | 1984-01-17 | 1985-08-07 | Agency Of Ind Science & Technol | 多重化処理方式 |
-
1979
- 1979-07-31 JP JP9761479A patent/JPS5622144A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5622144A (en) | 1981-03-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3593307A (en) | Redundant, self-checking, self-organizing control system | |
| JPH10116208A5 (OSRAM) | ||
| DE102011005800A1 (de) | Kontrollrechnersystem, Verfahren zur Steuerung eines Kontrollrechnersystems, sowie Verwendung eines Kontrollrechnersystems | |
| JPS6144341B2 (OSRAM) | ||
| EP0632379A3 (en) | Fault tolerant storage controller utilizing tightly coupled dual controller modules | |
| JP2744113B2 (ja) | 計算機システム | |
| US6807514B2 (en) | Apparatus for monitoring the proper operation of components of an electrical system carrying out the same or mutually corresponding actions | |
| Takizawa | Fault tolerance for distributed process control system | |
| JPH03233744A (ja) | 予備系ルート試験方式 | |
| JPH056286A (ja) | プロセツサシステム | |
| JPS58192157A (ja) | 多重系計算機システムの共有メモリ制御方式 | |
| JPS6232739A (ja) | 切換制御方式 | |
| JPH0821012B2 (ja) | ダイレクトメモリアクセスの系切替装置 | |
| JPH02299041A (ja) | 記憶装置 | |
| JPH04241038A (ja) | 高信頼化コンピュータシステム及びその復旧方法並びにプロセッサボード及びその交換方法 | |
| JPH05346864A (ja) | 情報処理装置の障害処理方式 | |
| JPH0542687B2 (OSRAM) | ||
| JPH02116933A (ja) | 発停機器制御方式 | |
| JPS6252650A (ja) | メモリのチエツク方法 | |
| DD290967A5 (de) | Schaltungsanordnung zur ueberwachung der abarbeitung von unterprogrammen in rechnerarchitekturen | |
| JPH058653U (ja) | マイクロプロセツサ装置 | |
| JPS6362042A (ja) | 障害検出回路 | |
| JPS6120171A (ja) | コモンメモリアクセス方式 | |
| JPS63228339A (ja) | 命令処理装置の試験方式 | |
| JPS6151222A (ja) | 電源制御方式 |