JPS6143740B2 - - Google Patents
Info
- Publication number
- JPS6143740B2 JPS6143740B2 JP56151045A JP15104581A JPS6143740B2 JP S6143740 B2 JPS6143740 B2 JP S6143740B2 JP 56151045 A JP56151045 A JP 56151045A JP 15104581 A JP15104581 A JP 15104581A JP S6143740 B2 JPS6143740 B2 JP S6143740B2
- Authority
- JP
- Japan
- Prior art keywords
- scan
- latch
- data processing
- screen
- processing device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318558—Addressing or selecting of subparts of the device under test
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Digital Computer Display Output (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56151045A JPS5852755A (ja) | 1981-09-24 | 1981-09-24 | スキャンイン方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56151045A JPS5852755A (ja) | 1981-09-24 | 1981-09-24 | スキャンイン方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5852755A JPS5852755A (ja) | 1983-03-29 |
| JPS6143740B2 true JPS6143740B2 (enrdf_load_stackoverflow) | 1986-09-29 |
Family
ID=15510088
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56151045A Granted JPS5852755A (ja) | 1981-09-24 | 1981-09-24 | スキャンイン方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5852755A (enrdf_load_stackoverflow) |
-
1981
- 1981-09-24 JP JP56151045A patent/JPS5852755A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5852755A (ja) | 1983-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5164911A (en) | Schematic capture method having different model couplers for model types for changing the definition of the schematic based upon model type selection | |
| JP2856640B2 (ja) | 論理回路図エディタシステム | |
| US4335425A (en) | Data processing apparatus having diagnosis function | |
| US4586156A (en) | Word processing system for displaying information in full character and layout mode | |
| JPS6143740B2 (enrdf_load_stackoverflow) | ||
| EP0059758A1 (en) | Numerical control unit | |
| JPS6084590A (ja) | 画像処理システム | |
| JPS6211382B2 (enrdf_load_stackoverflow) | ||
| JP2007114881A (ja) | 回路図作成装置、回路図作成エディタプログラム及び回路図作成方法 | |
| JP2998674B2 (ja) | 設計作業における文書作成支援装置 | |
| JP3018886B2 (ja) | プローブ設定方法 | |
| US4841298A (en) | Bit pattern conversion system | |
| JP2629785B2 (ja) | 半導体記憶回路装置の検査装置 | |
| JP2877505B2 (ja) | Ｌｓｉ実装ボード及びデータ処理装置 | |
| JPS6196481A (ja) | 印刷基板試験装置における試験デ−タ変換方法 | |
| JP2560999B2 (ja) | 文字列出力方法 | |
| JPH05342292A (ja) | 回路図データ変換装置 | |
| JPS63141180A (ja) | ペ−ジ間照合情報付回路図の作成装置 | |
| JP3125950B2 (ja) | 特定用途向け集積回路 | |
| KR100195199B1 (ko) | 메타얼라인 모드 데스티네이션 어드레스 발생회로 및 이를 이용한 그래픽 콘트롤러 | |
| JPS6045288A (ja) | 補間パタ−ン出力方式 | |
| JPS60232597A (ja) | 表示装置 | |
| JPH04310124A (ja) | レジスタファイル | |
| JPH0666759B2 (ja) | デ−タ障害検出回路 | |
| JP2003162493A (ja) | 拡張カード動作制御方法およびシステム |