JPS5852755A - スキャンイン方式 - Google Patents
スキャンイン方式Info
- Publication number
- JPS5852755A JPS5852755A JP56151045A JP15104581A JPS5852755A JP S5852755 A JPS5852755 A JP S5852755A JP 56151045 A JP56151045 A JP 56151045A JP 15104581 A JP15104581 A JP 15104581A JP S5852755 A JPS5852755 A JP S5852755A
- Authority
- JP
- Japan
- Prior art keywords
- scan
- latch
- data processing
- distributor
- screen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318558—Addressing or selecting of subparts of the device under test
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Digital Computer Display Output (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56151045A JPS5852755A (ja) | 1981-09-24 | 1981-09-24 | スキャンイン方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56151045A JPS5852755A (ja) | 1981-09-24 | 1981-09-24 | スキャンイン方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5852755A true JPS5852755A (ja) | 1983-03-29 |
JPS6143740B2 JPS6143740B2 (enrdf_load_stackoverflow) | 1986-09-29 |
Family
ID=15510088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56151045A Granted JPS5852755A (ja) | 1981-09-24 | 1981-09-24 | スキャンイン方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5852755A (enrdf_load_stackoverflow) |
-
1981
- 1981-09-24 JP JP56151045A patent/JPS5852755A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6143740B2 (enrdf_load_stackoverflow) | 1986-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0433066A2 (en) | Common symbol library architecture | |
JPH0312573A (ja) | テストデータ変更回路を有する論理回路テスト装置 | |
JPH0743429A (ja) | 物理アドレス変換回路 | |
EP0059758A1 (en) | Numerical control unit | |
JPS5852755A (ja) | スキャンイン方式 | |
JPS62241066A (ja) | デ−タ処理装置の書式処理用プログラム実行制御方法 | |
US5473749A (en) | Image processing system having plurality of processors acting on image data according to stored program from host computer | |
JPS6150340B2 (enrdf_load_stackoverflow) | ||
JPS6093339A (ja) | 電気泳動装置 | |
JP3126127B2 (ja) | 試験データ圧縮方式 | |
JPS59211146A (ja) | スキヤンイン方法 | |
JP3018886B2 (ja) | プローブ設定方法 | |
JP2560999B2 (ja) | 文字列出力方法 | |
JP2561000B2 (ja) | 文字列出力方法 | |
US5179628A (en) | Computer interface between I/O channel unit and service processing unit | |
JPS6249570A (ja) | 画像処理装置 | |
JPH01263739A (ja) | 情報処理装置 | |
Lee | Design and simulation of a simple digital computer central processing unit using computer-aided design software on a personal computer | |
JP2806818B2 (ja) | 診断情報収集方式 | |
JPH039475A (ja) | Cadシステムにおける回路図入力方式 | |
JPH02231632A (ja) | データ処理装置の制御記憶ロード方法 | |
Hult | LEAR GFA Editor: Version IV with the ReGIS Graphic Library | |
JPH04364567A (ja) | 画像表示装置 | |
JP2003162493A (ja) | 拡張カード動作制御方法およびシステム | |
JPS59191656A (ja) | メモリicシミュレ−タ |