JPS6142857B2 - - Google Patents
Info
- Publication number
- JPS6142857B2 JPS6142857B2 JP53019288A JP1928878A JPS6142857B2 JP S6142857 B2 JPS6142857 B2 JP S6142857B2 JP 53019288 A JP53019288 A JP 53019288A JP 1928878 A JP1928878 A JP 1928878A JP S6142857 B2 JPS6142857 B2 JP S6142857B2
- Authority
- JP
- Japan
- Prior art keywords
- die
- base ribbon
- bonding
- guide pin
- heater block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
Landscapes
- Die Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1928878A JPS54111767A (en) | 1978-02-21 | 1978-02-21 | Manufacture for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1928878A JPS54111767A (en) | 1978-02-21 | 1978-02-21 | Manufacture for semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54111767A JPS54111767A (en) | 1979-09-01 |
JPS6142857B2 true JPS6142857B2 (enrdf_load_stackoverflow) | 1986-09-24 |
Family
ID=11995248
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1928878A Granted JPS54111767A (en) | 1978-02-21 | 1978-02-21 | Manufacture for semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54111767A (enrdf_load_stackoverflow) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5842617B2 (ja) * | 1975-04-02 | 1983-09-21 | 株式会社日立製作所 | ハンドウタイソウチノセイゾウソウチ |
JPS5550997Y2 (enrdf_load_stackoverflow) * | 1975-07-10 | 1980-11-27 | ||
JPS5355966A (en) * | 1976-10-30 | 1978-05-20 | Shinkawa Seisakusho Kk | Mechanism for catching lead frames |
-
1978
- 1978-02-21 JP JP1928878A patent/JPS54111767A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS54111767A (en) | 1979-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3205235B2 (ja) | リードフレーム、樹脂封止型半導体装置、その製造方法及び該製造方法で用いる半導体装置製造用金型 | |
US5172851A (en) | Method of forming a bump electrode and manufacturing a resin-encapsulated semiconductor device | |
US4477827A (en) | Lead frame for leaded semiconductor chip carriers | |
US4801997A (en) | High packing density lead frame and integrated circuit | |
US7475802B2 (en) | Method for low loop wire bonding | |
JPH09129808A (ja) | 樹脂封止型半導体装置およびその製造方法 | |
JP3049515B2 (ja) | ワイヤボンデイング方法 | |
US20080067643A1 (en) | Semiconductor device and method of manufacturing the same | |
KR100393935B1 (ko) | 리드 프레임 및 이를 이용한 수지 봉지형 반도체 장치 | |
JPS6142857B2 (enrdf_load_stackoverflow) | ||
JPH08148623A (ja) | 半導体装置 | |
JPS61135145A (ja) | リ−ドフレ−ム | |
JPH0653399A (ja) | 樹脂封止型半導体装置 | |
JP2621814B2 (ja) | 樹脂封止型半導体装置 | |
US12300663B2 (en) | Methods of forming wire interconnect structures and related wire bonding tools | |
KR970007598B1 (ko) | 와이어 본딩방법 | |
JP2002050646A (ja) | 半導体装置の製造方法 | |
JPH1079463A (ja) | 半導体装置製造用切断装置 | |
JPS63276234A (ja) | ワイヤ−ボンディング方法 | |
KR100629272B1 (ko) | 와이어 본딩 방법 | |
JPH088285A (ja) | 半導体装置 | |
JPH0669401A (ja) | 半導体素子用リードフレーム | |
JPH0276240A (ja) | ワイヤーボンディング装置 | |
JPS58123747A (ja) | 半導体装置の製造方法 | |
JPH1197476A (ja) | 半導体装置及びその製造方法 |