JPS6141014B2 - - Google Patents
Info
- Publication number
- JPS6141014B2 JPS6141014B2 JP56125179A JP12517981A JPS6141014B2 JP S6141014 B2 JPS6141014 B2 JP S6141014B2 JP 56125179 A JP56125179 A JP 56125179A JP 12517981 A JP12517981 A JP 12517981A JP S6141014 B2 JPS6141014 B2 JP S6141014B2
- Authority
- JP
- Japan
- Prior art keywords
- operand
- byte
- bytes
- input
- sign
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000006870 function Effects 0.000 claims description 16
- 238000000034 method Methods 0.000 description 21
- 101000685663 Homo sapiens Sodium/nucleoside cotransporter 1 Proteins 0.000 description 18
- 102100023116 Sodium/nucleoside cotransporter 1 Human genes 0.000 description 18
- 238000010586 diagram Methods 0.000 description 11
- 101000821827 Homo sapiens Sodium/nucleoside cotransporter 2 Proteins 0.000 description 6
- 102100021541 Sodium/nucleoside cotransporter 2 Human genes 0.000 description 6
- 230000001629 suppression Effects 0.000 description 5
- 230000005764 inhibitory process Effects 0.000 description 3
- 230000000644 propagated effect Effects 0.000 description 3
- 101150022075 ADR1 gene Proteins 0.000 description 2
- 102100026190 Class E basic helix-loop-helix protein 41 Human genes 0.000 description 2
- 101000765033 Homo sapiens Class E basic helix-loop-helix protein 41 Proteins 0.000 description 2
- 229910052805 deuterium Inorganic materials 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 238000004148 unit process Methods 0.000 description 2
- 101100490566 Arabidopsis thaliana ADR2 gene Proteins 0.000 description 1
- 101100388220 Caenorhabditis elegans adr-2 gene Proteins 0.000 description 1
- 102100026191 Class E basic helix-loop-helix protein 40 Human genes 0.000 description 1
- 101710130550 Class E basic helix-loop-helix protein 40 Proteins 0.000 description 1
- 101100269260 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) ADH2 gene Proteins 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
- G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
- G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
- G06F7/494—Adding; Subtracting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/3808—Details concerning the type of numbers or the way they are handled
- G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/492—Indexing scheme relating to groups G06F7/492 - G06F7/496
- G06F2207/4924—Digit-parallel adding or subtracting
Landscapes
- Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56125179A JPS5827241A (ja) | 1981-08-12 | 1981-08-12 | 十進演算装置 |
US06/403,330 US4536854A (en) | 1981-08-12 | 1982-07-30 | Decimal arithmetic unit |
GB08222278A GB2104694A (en) | 1981-08-12 | 1982-08-02 | Decimal arithmetic unit |
DE19823229764 DE3229764A1 (de) | 1981-08-12 | 1982-08-10 | Dezimalrecheneinheit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56125179A JPS5827241A (ja) | 1981-08-12 | 1981-08-12 | 十進演算装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5827241A JPS5827241A (ja) | 1983-02-17 |
JPS6141014B2 true JPS6141014B2 (US20020128544A1-20020912-P00008.png) | 1986-09-12 |
Family
ID=14903846
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56125179A Granted JPS5827241A (ja) | 1981-08-12 | 1981-08-12 | 十進演算装置 |
Country Status (4)
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4914617A (en) * | 1987-06-26 | 1990-04-03 | International Business Machines Corporation | High performance parallel binary byte adder |
JP2504847B2 (ja) * | 1989-10-27 | 1996-06-05 | 甲府日本電気株式会社 | 10進デ―タのチェック回路 |
US7716267B2 (en) * | 2004-08-30 | 2010-05-11 | Casio Computer Co., Ltd. | Decimal computing apparatus, electronic device connectable decimal computing apparatus, arithmetic operation apparatus, arithmetic operation control apparatus, and program-recorded recording medium |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2253415A5 (US20020128544A1-20020912-P00008.png) * | 1973-12-04 | 1975-06-27 | Cii | |
US3916388A (en) * | 1974-05-30 | 1975-10-28 | Ibm | Shifting apparatus for automatic data alignment |
US4001570A (en) * | 1975-06-17 | 1977-01-04 | International Business Machines Corporation | Arithmetic unit for a digital data processor |
US4021655A (en) * | 1976-03-30 | 1977-05-03 | International Business Machines Corporation | Oversized data detection hardware for data processors which store data at variable length destinations |
US4276596A (en) * | 1979-01-02 | 1981-06-30 | Honeywell Information Systems Inc. | Short operand alignment and merge operation |
US4224682A (en) * | 1979-01-02 | 1980-09-23 | Honeywell Information Systems Inc. | Pointer for defining the data by controlling merge switches |
US4384340A (en) * | 1980-12-24 | 1983-05-17 | Honeywell Information Systems Inc. | Data processor having apparatus for controlling the selection of decimal digits of an operand when executing decimal arithmetic instructions |
-
1981
- 1981-08-12 JP JP56125179A patent/JPS5827241A/ja active Granted
-
1982
- 1982-07-30 US US06/403,330 patent/US4536854A/en not_active Expired - Lifetime
- 1982-08-02 GB GB08222278A patent/GB2104694A/en not_active Withdrawn
- 1982-08-10 DE DE19823229764 patent/DE3229764A1/de active Granted
Also Published As
Publication number | Publication date |
---|---|
GB2104694A (en) | 1983-03-09 |
DE3229764C2 (US20020128544A1-20020912-P00008.png) | 1987-08-13 |
DE3229764A1 (de) | 1983-03-03 |
US4536854A (en) | 1985-08-20 |
JPS5827241A (ja) | 1983-02-17 |
GB2104694B (US20020128544A1-20020912-P00008.png) |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5991785A (en) | Determining an extremum value and its index in an array using a dual-accumulation processor | |
US9690580B2 (en) | Decomposition of decimal floating point data | |
KR100239029B1 (ko) | 가산기와 함께 사용하기 위한 결과 정규화기 및 결과 정규화 방법과 그를 포함하는 데이터 프로세서 | |
KR860000791B1 (ko) | 데이터처리장치 | |
JPS6097435A (ja) | 演算処理装置 | |
US4542476A (en) | Arithmetic logic unit | |
US10416962B2 (en) | Decimal and binary floating point arithmetic calculations | |
JPS6227412B2 (US20020128544A1-20020912-P00008.png) | ||
EP0551531A1 (en) | Apparatus for executing ADD/SUB operations between IEEE standard floating-point numbers | |
JPS6141014B2 (US20020128544A1-20020912-P00008.png) | ||
JPH0479015B2 (US20020128544A1-20020912-P00008.png) | ||
JPS61141033A (ja) | 演算処理装置 | |
JPH01302425A (ja) | 浮動小数点加減算回路 | |
GB1006868A (en) | Data processing machine | |
KR20010050804A (ko) | 정수 명령 세트 아키텍쳐 및 구현 | |
JPS6120134A (ja) | 平方根計算装置 | |
JPS5932038A (ja) | 浮動小数点加算器 | |
JP3638218B2 (ja) | シフト機能付きalu命令を持つマイクロプロセッサ | |
JPH0330170B2 (US20020128544A1-20020912-P00008.png) | ||
JPS6198442A (ja) | 演算装置 | |
JP2615746B2 (ja) | ビット操作回路 | |
SU522497A1 (ru) | Арифметическое устройство | |
SU1675897A1 (ru) | Устройство дл обработки данных переменной длины | |
Gosling et al. | Other Functions of the Arithmetic Unit | |
JPS60263230A (ja) | 多重精度浮動小数点加算回路 |