JPS6138508B2 - - Google Patents

Info

Publication number
JPS6138508B2
JPS6138508B2 JP2987481A JP2987481A JPS6138508B2 JP S6138508 B2 JPS6138508 B2 JP S6138508B2 JP 2987481 A JP2987481 A JP 2987481A JP 2987481 A JP2987481 A JP 2987481A JP S6138508 B2 JPS6138508 B2 JP S6138508B2
Authority
JP
Japan
Prior art keywords
address
memory
program
protection
protection information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP2987481A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57147197A (en
Inventor
Hitoshi Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2987481A priority Critical patent/JPS57147197A/ja
Publication of JPS57147197A publication Critical patent/JPS57147197A/ja
Publication of JPS6138508B2 publication Critical patent/JPS6138508B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
JP2987481A 1981-03-04 1981-03-04 Memory protection system Granted JPS57147197A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2987481A JPS57147197A (en) 1981-03-04 1981-03-04 Memory protection system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2987481A JPS57147197A (en) 1981-03-04 1981-03-04 Memory protection system

Publications (2)

Publication Number Publication Date
JPS57147197A JPS57147197A (en) 1982-09-10
JPS6138508B2 true JPS6138508B2 (fr) 1986-08-29

Family

ID=12288117

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2987481A Granted JPS57147197A (en) 1981-03-04 1981-03-04 Memory protection system

Country Status (1)

Country Link
JP (1) JPS57147197A (fr)

Also Published As

Publication number Publication date
JPS57147197A (en) 1982-09-10

Similar Documents

Publication Publication Date Title
US4434464A (en) Memory protection system for effecting alteration of protection information without intervention of control program
CA1200913A (fr) Systeme de traitement de donnees a machines virtuelles
JPS62100852A (ja) 機密保護方法
EP0260433B1 (fr) Procédé de commande d'espaces d'adressage multiples
EP0098172B1 (fr) Système de traitement de commande de registres
EP0230350A2 (fr) Protection des données dans un système de traitement de données en multiprogrammation
US6549953B1 (en) Object encapsulation protection apparatus
KR20010078371A (ko) 컴퓨터 시스템 프로세서의 현재 특권 레벨 승격 방법 및컴퓨터 시스템의 인스트럭션 실행 방법
EP0660229B1 (fr) Méthode et dispositif pour modifier le contenu d'un registre
JPS599937B2 (ja) 情報処理装置
JPS6138508B2 (fr)
JPH11126173A (ja) メモリアクセス制御装置およびその記憶媒体
EP0864983A2 (fr) Système d'ordinateur avec un circuit de gestion d'adressage de mémoire pour protéger la mémoire contre une ré-écriture illégale
JPS6074059A (ja) 記憶装置アクセス制御方式
JPH0585925B2 (fr)
JPS63120336A (ja) メモリアクセスモ−ド切替え方式
JPS6225214B2 (fr)
JPS6118224B2 (fr)
JPH059815B2 (fr)
JPS626351A (ja) 記憶保護装置
JPH01180656A (ja) メモリ保護装置
JPH0348954A (ja) キー記憶制御方式
JPS5918797B2 (ja) アドレス・チエツク処理方式
JPS58139396A (ja) メモリ保護方法
JPH0363853A (ja) Ｓａｃ命令制御方式