JPS6138505B2 - - Google Patents

Info

Publication number
JPS6138505B2
JPS6138505B2 JP56001939A JP193981A JPS6138505B2 JP S6138505 B2 JPS6138505 B2 JP S6138505B2 JP 56001939 A JP56001939 A JP 56001939A JP 193981 A JP193981 A JP 193981A JP S6138505 B2 JPS6138505 B2 JP S6138505B2
Authority
JP
Japan
Prior art keywords
address
information
buffer memory
physical address
block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56001939A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57117170A (en
Inventor
Masanobu Akagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56001939A priority Critical patent/JPS57117170A/ja
Publication of JPS57117170A publication Critical patent/JPS57117170A/ja
Publication of JPS6138505B2 publication Critical patent/JPS6138505B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56001939A 1981-01-10 1981-01-10 Processing system for buffer memory coincidence Granted JPS57117170A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56001939A JPS57117170A (en) 1981-01-10 1981-01-10 Processing system for buffer memory coincidence

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56001939A JPS57117170A (en) 1981-01-10 1981-01-10 Processing system for buffer memory coincidence

Publications (2)

Publication Number Publication Date
JPS57117170A JPS57117170A (en) 1982-07-21
JPS6138505B2 true JPS6138505B2 (enrdf_load_stackoverflow) 1986-08-29

Family

ID=11515573

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56001939A Granted JPS57117170A (en) 1981-01-10 1981-01-10 Processing system for buffer memory coincidence

Country Status (1)

Country Link
JP (1) JPS57117170A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0221342A (ja) * 1987-02-27 1990-01-24 Hitachi Ltd マルチプロセッサシステム及びマルチプロセッサシステムにおける論理キャッシュメモリのアクセス方法
JP2629727B2 (ja) * 1987-08-22 1997-07-16 日本電気株式会社 階層化キャッシュ装置
JP2833062B2 (ja) * 1989-10-30 1998-12-09 株式会社日立製作所 キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置

Also Published As

Publication number Publication date
JPS57117170A (en) 1982-07-21

Similar Documents

Publication Publication Date Title
US5230045A (en) Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
US4654790A (en) Translation of virtual and real addresses to system addresses
KR100389867B1 (ko) 플래시 메모리 관리방법
US5694567A (en) Direct-mapped cache with cache locking allowing expanded contiguous memory storage by swapping one or more tag bits with one or more index bits
Houdek et al. IBM System/38 support for capability-based addressing
US20070016719A1 (en) Memory device including nonvolatile memory and memory controller
JPS59114658A (ja) デ−タ記憶空間の管理方法
US20020138648A1 (en) Hash compensation architecture and method for network address lookup
JPH08235052A (ja) ディレクトリ内にアドレス・タグを記憶するためのシステムおよび方法
US6341325B2 (en) Method and apparatus for addressing main memory contents including a directory structure in a computer system
JPH0661068B2 (ja) 記憶再配置方法および階層化記憶システム
CN111400306A (zh) 基于rdma与非易失性内存的基数树访问系统
JPH0561773A (ja) 動的アドレス変換処理装置
US4244049A (en) Method and apparatus for enhancing I/O transfers in a named data processing system
EP0173909B1 (en) Look-aside buffer least recently used marker controller
JPS6138505B2 (enrdf_load_stackoverflow)
JP3692362B2 (ja) マイクロカーネルアクセス方法および処理装置エージェント
US6070223A (en) Associative memory device and network frame switch
US4424564A (en) Data processing system providing dual storage of reference bits
JPS6046447B2 (ja) トラツクバツフアメモリ方式
JPH01149153A (ja) アドレス変換索引機構無効化装置
JPH0156411B2 (enrdf_load_stackoverflow)
JPH05216767A (ja) エントリ置き換え制御方式
JPH03218546A (ja) アドレス変換機構