JPS57117170A - Processing system for buffer memory coincidence - Google Patents

Processing system for buffer memory coincidence

Info

Publication number
JPS57117170A
JPS57117170A JP56001939A JP193981A JPS57117170A JP S57117170 A JPS57117170 A JP S57117170A JP 56001939 A JP56001939 A JP 56001939A JP 193981 A JP193981 A JP 193981A JP S57117170 A JPS57117170 A JP S57117170A
Authority
JP
Japan
Prior art keywords
memory
coincident
address
physical address
buffer memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56001939A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6138505B2 (enrdf_load_stackoverflow
Inventor
Masanobu Akagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56001939A priority Critical patent/JPS57117170A/ja
Publication of JPS57117170A publication Critical patent/JPS57117170A/ja
Publication of JPS6138505B2 publication Critical patent/JPS6138505B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56001939A 1981-01-10 1981-01-10 Processing system for buffer memory coincidence Granted JPS57117170A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56001939A JPS57117170A (en) 1981-01-10 1981-01-10 Processing system for buffer memory coincidence

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56001939A JPS57117170A (en) 1981-01-10 1981-01-10 Processing system for buffer memory coincidence

Publications (2)

Publication Number Publication Date
JPS57117170A true JPS57117170A (en) 1982-07-21
JPS6138505B2 JPS6138505B2 (enrdf_load_stackoverflow) 1986-08-29

Family

ID=11515573

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56001939A Granted JPS57117170A (en) 1981-01-10 1981-01-10 Processing system for buffer memory coincidence

Country Status (1)

Country Link
JP (1) JPS57117170A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6451544A (en) * 1987-08-22 1989-02-27 Nec Corp Hierarchical cache device
JPH0221342A (ja) * 1987-02-27 1990-01-24 Hitachi Ltd マルチプロセッサシステム及びマルチプロセッサシステムにおける論理キャッシュメモリのアクセス方法
JPH03142644A (ja) * 1989-10-30 1991-06-18 Hitachi Ltd キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0221342A (ja) * 1987-02-27 1990-01-24 Hitachi Ltd マルチプロセッサシステム及びマルチプロセッサシステムにおける論理キャッシュメモリのアクセス方法
JPS6451544A (en) * 1987-08-22 1989-02-27 Nec Corp Hierarchical cache device
JPH03142644A (ja) * 1989-10-30 1991-06-18 Hitachi Ltd キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置

Also Published As

Publication number Publication date
JPS6138505B2 (enrdf_load_stackoverflow) 1986-08-29

Similar Documents

Publication Publication Date Title
ES8302333A1 (es) Sistema de proceso de datos.
JPS57117170A (en) Processing system for buffer memory coincidence
JPS5718071A (en) Address conversion controlling system
JPS6431238A (en) System for controlling store buffer
JPS53116010A (en) Terminal control system
JPS56105570A (en) Drawing inputting device
JPS522142A (en) Interruption preference deciding system
JPS54143005A (en) Data transfer system
JPS54130803A (en) Sound input device
JPS5746374A (en) Address conversion pair control system
JPS54107636A (en) Address selection method for memory unit
JPS57164482A (en) Memory controlling system
JPS5495128A (en) Memory control system
JPS6432347A (en) Memory access controller
JPS55118292A (en) Data processing system
JPS5491028A (en) Memory control system of multiprocessor system
JPS5584090A (en) Stack control system for logic control unit
JPS52106510A (en) Train operation control system
JPS56101684A (en) Information processing system
JPS51150243A (en) Replacement control system for buffer register
JPS526427A (en) Off-line manual character input system
JPS5798059A (en) Information processing device
FR1448774A (fr) Appareil traceur de courbes, en particulier d'ellipses et de cercles
JPS573285A (en) Buffer storage control system
JPS5390827A (en) Memory access system