JPS57117170A - Processing system for buffer memory coincidence - Google Patents
Processing system for buffer memory coincidenceInfo
- Publication number
- JPS57117170A JPS57117170A JP56001939A JP193981A JPS57117170A JP S57117170 A JPS57117170 A JP S57117170A JP 56001939 A JP56001939 A JP 56001939A JP 193981 A JP193981 A JP 193981A JP S57117170 A JPS57117170 A JP S57117170A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- coincident
- address
- physical address
- buffer memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To guarantee the proficiency of stored information of a tentative address buffer memory, by recognizing the stored location of corresponding information in a memory from a coincident processing physical address by using an inverting table and making coincident processing to all of the locations. CONSTITUTION:A stored address device 300 receives a coincident processing physical address from a memory controller 21 or a store control section 50 and gives it to a register 310 and a buffer memory 100. The content of the register 310 is given to an inversion table 400 as an address, and each set 401-404 gives one set of a physical address Q and a designated information S. Comparators 501-504 inform the presence of the location designated information S in memory 100 through the coincidence between the physical address of each set from the table 400 and that from the register 310 to a control section 601. Coincident processing control means 601 and 602 make coincident processing for all coincident sets to the block in the corresponding memory 100.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56001939A JPS57117170A (en) | 1981-01-10 | 1981-01-10 | Processing system for buffer memory coincidence |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56001939A JPS57117170A (en) | 1981-01-10 | 1981-01-10 | Processing system for buffer memory coincidence |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57117170A true JPS57117170A (en) | 1982-07-21 |
JPS6138505B2 JPS6138505B2 (en) | 1986-08-29 |
Family
ID=11515573
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56001939A Granted JPS57117170A (en) | 1981-01-10 | 1981-01-10 | Processing system for buffer memory coincidence |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57117170A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6451544A (en) * | 1987-08-22 | 1989-02-27 | Nec Corp | Hierarchical cache device |
JPH0221342A (en) * | 1987-02-27 | 1990-01-24 | Hitachi Ltd | Logical cache memory |
JPH03142644A (en) * | 1989-10-30 | 1991-06-18 | Hitachi Ltd | Cache memory control system |
-
1981
- 1981-01-10 JP JP56001939A patent/JPS57117170A/en active Granted
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0221342A (en) * | 1987-02-27 | 1990-01-24 | Hitachi Ltd | Logical cache memory |
JPH0551937B2 (en) * | 1987-02-27 | 1993-08-04 | Hitachi Ltd | |
JPS6451544A (en) * | 1987-08-22 | 1989-02-27 | Nec Corp | Hierarchical cache device |
JPH03142644A (en) * | 1989-10-30 | 1991-06-18 | Hitachi Ltd | Cache memory control system |
Also Published As
Publication number | Publication date |
---|---|
JPS6138505B2 (en) | 1986-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AT335489B (en) | DEVICE FOR TAKING GAS SAMPLES IN SHAFT FURNACES, IN PARTICULAR Blast furnaces | |
JPS57117170A (en) | Processing system for buffer memory coincidence | |
JPS5247342A (en) | Real time simulation system of input/output unit | |
JPS5718071A (en) | Address conversion controlling system | |
JPS6431238A (en) | System for controlling store buffer | |
JPS53116010A (en) | Terminal control system | |
JPS5235947A (en) | Information processing unit for imaginary memory system | |
JPS56105570A (en) | Drawing inputting device | |
JPS522142A (en) | Interruption preference deciding system | |
JPS54130803A (en) | Sound input device | |
JPS51144137A (en) | Input/output data control unit | |
JPS5282136A (en) | Display control system | |
JPS5746374A (en) | Address conversion pair control system | |
JPS54107636A (en) | Address selection method for memory unit | |
JPS57164482A (en) | Memory controlling system | |
JPS5495128A (en) | Memory control system | |
JPS647144A (en) | Cache memory control system | |
JPS55118292A (en) | Data processing system | |
JPS52106510A (en) | Train operation control system | |
JPS56101684A (en) | Information processing system | |
JPS51150243A (en) | Replacement control system for buffer register | |
JPS5798059A (en) | Information processing device | |
JPS573285A (en) | Buffer storage control system | |
JPS5387137A (en) | Data processing system | |
JPS5730171A (en) | Replacement control system of buffer memory |