JPS6137701B2 - - Google Patents
Info
- Publication number
- JPS6137701B2 JPS6137701B2 JP56208780A JP20878081A JPS6137701B2 JP S6137701 B2 JPS6137701 B2 JP S6137701B2 JP 56208780 A JP56208780 A JP 56208780A JP 20878081 A JP20878081 A JP 20878081A JP S6137701 B2 JPS6137701 B2 JP S6137701B2
- Authority
- JP
- Japan
- Prior art keywords
- bubble
- minor
- seed
- minor loop
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000003860 storage Methods 0.000 claims description 18
- 230000007547 defect Effects 0.000 description 23
- 230000002950 deficient Effects 0.000 description 16
- 230000000873 masking effect Effects 0.000 description 8
- 238000000034 method Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000000605 extraction Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 241001347978 Major minor Species 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
- G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
- G11C19/0875—Organisation of a plurality of magnetic shift registers
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56208780A JPS58111178A (ja) | 1981-12-23 | 1981-12-23 | 磁気バブル記憶素子 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56208780A JPS58111178A (ja) | 1981-12-23 | 1981-12-23 | 磁気バブル記憶素子 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58111178A JPS58111178A (ja) | 1983-07-02 |
| JPS6137701B2 true JPS6137701B2 (enExample) | 1986-08-25 |
Family
ID=16561970
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56208780A Granted JPS58111178A (ja) | 1981-12-23 | 1981-12-23 | 磁気バブル記憶素子 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58111178A (enExample) |
-
1981
- 1981-12-23 JP JP56208780A patent/JPS58111178A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58111178A (ja) | 1983-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5996106A (en) | Multi bank test mode for memory devices | |
| US5475815A (en) | Built-in-self-test scheme for testing multiple memory elements | |
| JPH08255500A (ja) | Ａｓｉｃメモリ設計の構成可能な組込型自己修復に関する方法、及び装置 | |
| JPH01119995A (ja) | 半導体メモリ | |
| EP0614193A2 (en) | Method and apparatus for detecting retention faults in memories | |
| US4164027A (en) | Fault tolerant bubble memory with a single major loop having an integral stationary register | |
| JPS63241791A (ja) | 半導体記憶装置 | |
| US4001673A (en) | Method of testing and repairing magnetic bubble domain chip | |
| KR100347660B1 (ko) | 웨이퍼상에 있는 다수의 메모리 칩을 테스트하기 위한 장치 | |
| US5184327A (en) | Semiconductor memory device having on-chip test circuit and method for testing the same | |
| JPS6137701B2 (enExample) | ||
| KR100771263B1 (ko) | 메모리 어레이 테스트 방법과 이를 구현하기 위해 배열된메모리 기반 디바이스 | |
| EP0115144B1 (en) | Method of testing bubble memory devices | |
| US4333162A (en) | Bubble memory with conductor programmable transparent error map | |
| JP2003503813A (ja) | ランダムアクセスメモリ用の組込形自動試験回路機構および試験用アルゴリズム | |
| US4346454A (en) | Bubble memory with on chip error map storage on permalloy disk elements | |
| JPS6222853Y2 (enExample) | ||
| US4202043A (en) | Bubble memory defect tolerant logic control circuit | |
| EP0127350B1 (en) | Magnetic bubble memory device | |
| KR100324018B1 (ko) | 반도체메모리와그의멀티비트테스트방법 | |
| JPH0628896A (ja) | Ｂｉｓｔによるメモリのテスト方法 | |
| JPS6138553B2 (enExample) | ||
| JPH02122500A (ja) | 半導体メモリ | |
| JPS60167200A (ja) | 半導体記憶装置の検査方法 | |
| JPS62283641A (ja) | 半導体集積回路装置 |