JPS61294934A - 半導体装置およびデ−タ伝送路 - Google Patents

半導体装置およびデ−タ伝送路

Info

Publication number
JPS61294934A
JPS61294934A JP60136606A JP13660685A JPS61294934A JP S61294934 A JPS61294934 A JP S61294934A JP 60136606 A JP60136606 A JP 60136606A JP 13660685 A JP13660685 A JP 13660685A JP S61294934 A JPS61294934 A JP S61294934A
Authority
JP
Japan
Prior art keywords
output
cmos inverter
inputs
circuit
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60136606A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0410251B2 (enrdf_load_stackoverflow
Inventor
Hironori Terada
浩詔 寺田
Katsuhiko Asada
勝彦 浅田
Hiroaki Nishikawa
博昭 西川
Nobufumi Komori
伸史 小守
Kenji Shima
憲司 嶋
Soichi Miyata
宗一 宮田
Satoshi Matsumoto
敏 松本
Hajime Asano
浅野　一
Masahisa Shimizu
清水　雅久
Hiroki Miura
三浦　宏喜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Sharp Corp
Sanyo Electric Co Ltd
Panasonic Holdings Corp
Original Assignee
Mitsubishi Electric Corp
Sharp Corp
Sanyo Electric Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp, Sharp Corp, Sanyo Electric Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Mitsubishi Electric Corp
Priority to JP60136606A priority Critical patent/JPS61294934A/ja
Priority to US06/875,551 priority patent/US4785204A/en
Publication of JPS61294934A publication Critical patent/JPS61294934A/ja
Publication of JPH0410251B2 publication Critical patent/JPH0410251B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
  • Information Transfer Systems (AREA)
JP60136606A 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路 Granted JPS61294934A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60136606A JPS61294934A (ja) 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路
US06/875,551 US4785204A (en) 1985-06-21 1986-06-18 Coincidence element and a data transmission path

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60136606A JPS61294934A (ja) 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路

Publications (2)

Publication Number Publication Date
JPS61294934A true JPS61294934A (ja) 1986-12-25
JPH0410251B2 JPH0410251B2 (enrdf_load_stackoverflow) 1992-02-24

Family

ID=15179226

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60136606A Granted JPS61294934A (ja) 1985-06-21 1985-06-21 半導体装置およびデ−タ伝送路

Country Status (1)

Country Link
JP (1) JPS61294934A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2768872A1 (fr) * 1997-09-25 1999-03-26 Sgs Thomson Microelectronics Porte logique ou-exclusif a quatre entrees complementaires deux a deux et a deux sorties complementaires, et multiplieur de frequence l'incorporant

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2768872A1 (fr) * 1997-09-25 1999-03-26 Sgs Thomson Microelectronics Porte logique ou-exclusif a quatre entrees complementaires deux a deux et a deux sorties complementaires, et multiplieur de frequence l'incorporant
EP0905907A1 (fr) * 1997-09-25 1999-03-31 STMicroelectronics SA Porte logique OU-exclusif à quatre entrées complémentaires deux à deux et à deux sorties complémentaires, et multiplicateur de fréquence l'incorporant

Also Published As

Publication number Publication date
JPH0410251B2 (enrdf_load_stackoverflow) 1992-02-24

Similar Documents

Publication Publication Date Title
US5517136A (en) Opportunistic time-borrowing domino logic
US5926050A (en) Separate set/reset paths for time critical signals
US4785204A (en) Coincidence element and a data transmission path
EP0219846B1 (en) Latch circuit tolerant of undefined control signals
JPH04278292A (ja) 改良型データ転送回路を有する二重状態メモリ格納セル
US5636161A (en) Eprom bit-line interface for implementing programming, verification and testing
US4990801A (en) Internal timing circuit for a CMOS programmable logic array
EP1800288B1 (en) Latch-based serial port output buffer
US6046931A (en) Method and apparatus for a RAM circuit having N-nary output interface
KR100380159B1 (ko) 프리디코더 제어 회로
JPS61294934A (ja) 半導体装置およびデ−タ伝送路
CN100377258C (zh) 移位寄存电路
JPS60150314A (ja) Ｄ−フリツプフロツプ回路
JPS61294932A (ja) 半導体装置およびデ−タ伝送路
JPS61294931A (ja) 半導体装置およびデ−タ伝送路
KR100348306B1 (ko) 레벨쉬프터
JPS61294933A (ja) 半導体装置およびデ−タ伝送路
JP3012276B2 (ja) 出力回路
JPS61294935A (ja) 半導体装置およびデ−タ伝送路
JP3016985B2 (ja) 半導体記憶装置
US6069836A (en) Method and apparatus for a RAM circuit having N-nary word line generation
US6118716A (en) Method and apparatus for an address triggered RAM circuit
US6038177A (en) Data pipeline interrupt scheme for preventing data disturbances
JPH0765577A (ja) 半導体記憶装置の出力回路
JPH01183211A (ja) 信号保持回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term