JPS61294933A - 半導体装置およびデ−タ伝送路 - Google Patents
半導体装置およびデ−タ伝送路Info
- Publication number
- JPS61294933A JPS61294933A JP13660585A JP13660585A JPS61294933A JP S61294933 A JPS61294933 A JP S61294933A JP 13660585 A JP13660585 A JP 13660585A JP 13660585 A JP13660585 A JP 13660585A JP S61294933 A JPS61294933 A JP S61294933A
- Authority
- JP
- Japan
- Prior art keywords
- output
- cmos inverter
- inputs
- input
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 title claims description 11
- 239000004065 semiconductor Substances 0.000 title claims description 11
- 238000013500 data storage Methods 0.000 claims description 4
- 230000001052 transient effect Effects 0.000 abstract description 6
- 230000036039 immunity Effects 0.000 abstract 1
- 239000000872 buffer Substances 0.000 description 20
- 230000006870 function Effects 0.000 description 5
- 230000000644 propagated effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000004913 activation Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
Landscapes
- Information Transfer Systems (AREA)
- Logic Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13660585A JPS61294933A (ja) | 1985-06-21 | 1985-06-21 | 半導体装置およびデ−タ伝送路 |
| US06/875,551 US4785204A (en) | 1985-06-21 | 1986-06-18 | Coincidence element and a data transmission path |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13660585A JPS61294933A (ja) | 1985-06-21 | 1985-06-21 | 半導体装置およびデ−タ伝送路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61294933A true JPS61294933A (ja) | 1986-12-25 |
| JPH0441850B2 JPH0441850B2 (enrdf_load_stackoverflow) | 1992-07-09 |
Family
ID=15179203
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13660585A Granted JPS61294933A (ja) | 1985-06-21 | 1985-06-21 | 半導体装置およびデ−タ伝送路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61294933A (enrdf_load_stackoverflow) |
-
1985
- 1985-06-21 JP JP13660585A patent/JPS61294933A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0441850B2 (enrdf_load_stackoverflow) | 1992-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7193437B2 (en) | Architecture for a connection block in reconfigurable gate arrays | |
| US20010050583A1 (en) | High speed latch and flip-flop | |
| US5926050A (en) | Separate set/reset paths for time critical signals | |
| WO2001009900A2 (en) | High speed latch and flip-flop | |
| JPH05144273A (ja) | 半導体集積回路装置 | |
| JPH0473808B2 (enrdf_load_stackoverflow) | ||
| US9276580B2 (en) | Time division multiplexed limited switch dynamic logic | |
| US5636161A (en) | Eprom bit-line interface for implementing programming, verification and testing | |
| US6078196A (en) | Data enabled logic circuits | |
| JP2003046376A (ja) | フリップフロップ回路 | |
| US6307400B1 (en) | Data register circuit in memory device | |
| JPS61294933A (ja) | 半導体装置およびデ−タ伝送路 | |
| JPS61294931A (ja) | 半導体装置およびデ−タ伝送路 | |
| JP3178383B2 (ja) | 同期型半導体論理回路 | |
| JPS61294932A (ja) | 半導体装置およびデ−タ伝送路 | |
| KR100507866B1 (ko) | 디디알 에스디램의 파이프래치 출력단 프리차지 구조 | |
| JPS61294934A (ja) | 半導体装置およびデ−タ伝送路 | |
| KR0172428B1 (ko) | 3볼트 및 5볼트 겸용 딜레이셀 | |
| JPS61294935A (ja) | 半導体装置およびデ−タ伝送路 | |
| JP2000295081A (ja) | レジスタ回路及びラッチ回路 | |
| KR920007262B1 (ko) | 지연 플립플롭 | |
| US6377096B1 (en) | Static to dynamic logic interface circuit | |
| JPH0765577A (ja) | 半導体記憶装置の出力回路 | |
| JPH08307237A (ja) | バス接続回路 | |
| JPH02280411A (ja) | Ｄフリップフロップ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |