JPH0441850B2 - - Google Patents
Info
- Publication number
- JPH0441850B2 JPH0441850B2 JP13660585A JP13660585A JPH0441850B2 JP H0441850 B2 JPH0441850 B2 JP H0441850B2 JP 13660585 A JP13660585 A JP 13660585A JP 13660585 A JP13660585 A JP 13660585A JP H0441850 B2 JPH0441850 B2 JP H0441850B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- cmos inverter
- conductivity type
- series
- mos transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005540 biological transmission Effects 0.000 claims description 13
- 239000004065 semiconductor Substances 0.000 claims description 11
- 238000013500 data storage Methods 0.000 claims description 4
- 230000001052 transient effect Effects 0.000 description 6
- 239000000872 buffer Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
- Information Transfer Systems (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13660585A JPS61294933A (ja) | 1985-06-21 | 1985-06-21 | 半導体装置およびデ−タ伝送路 |
| US06/875,551 US4785204A (en) | 1985-06-21 | 1986-06-18 | Coincidence element and a data transmission path |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13660585A JPS61294933A (ja) | 1985-06-21 | 1985-06-21 | 半導体装置およびデ−タ伝送路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61294933A JPS61294933A (ja) | 1986-12-25 |
| JPH0441850B2 true JPH0441850B2 (enrdf_load_stackoverflow) | 1992-07-09 |
Family
ID=15179203
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13660585A Granted JPS61294933A (ja) | 1985-06-21 | 1985-06-21 | 半導体装置およびデ−タ伝送路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61294933A (enrdf_load_stackoverflow) |
-
1985
- 1985-06-21 JP JP13660585A patent/JPS61294933A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61294933A (ja) | 1986-12-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4710649A (en) | Transmission-gate structured logic circuits | |
| US5334888A (en) | Fast exclusive-or and exclusive-nor gates | |
| JPS6359171B2 (enrdf_load_stackoverflow) | ||
| CN108233894B (zh) | 一种基于双模冗余的低功耗双边沿触发器 | |
| JPH035692B2 (enrdf_load_stackoverflow) | ||
| US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
| KR19980024776A (ko) | 동기형 반도체논리회로 | |
| JP4873459B2 (ja) | ラッチ回路及び半導体集積回路 | |
| US6661274B1 (en) | Level converter circuit | |
| US6624665B2 (en) | CMOS skewed static logic and method of synthesis | |
| US20070008014A1 (en) | Layout area efficient, high speed, dynamic multi-input exclusive or (XOR) and exclusive NOR (XNOR) logic gate circuit designs for integrated circuit devices | |
| US6078196A (en) | Data enabled logic circuits | |
| JP2771375B2 (ja) | レベルシフト回路 | |
| JPH0876976A (ja) | Ｘｏｒ回路と反転セレクタ回路及びこれらを用いた加算回路 | |
| JPH0690163A (ja) | Ｃｍｏｓオフチップ・ドライバ回路 | |
| JP3120492B2 (ja) | 半導体集積回路 | |
| US5994936A (en) | RS flip-flop with enable inputs | |
| JPH0441850B2 (enrdf_load_stackoverflow) | ||
| JPH0410251B2 (enrdf_load_stackoverflow) | ||
| JPH0551209B2 (enrdf_load_stackoverflow) | ||
| JPS61294932A (ja) | 半導体装置およびデ−タ伝送路 | |
| KR100348306B1 (ko) | 레벨쉬프터 | |
| JPH0275219A (ja) | ラッチ回路 | |
| JPH0296428A (ja) | 出力回路 | |
| JPS61294931A (ja) | 半導体装置およびデ−タ伝送路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |