JPS6126854B2 - - Google Patents

Info

Publication number
JPS6126854B2
JPS6126854B2 JP55100854A JP10085480A JPS6126854B2 JP S6126854 B2 JPS6126854 B2 JP S6126854B2 JP 55100854 A JP55100854 A JP 55100854A JP 10085480 A JP10085480 A JP 10085480A JP S6126854 B2 JPS6126854 B2 JP S6126854B2
Authority
JP
Japan
Prior art keywords
flip
frequency divider
order
digital signal
selectors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55100854A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5725744A (en
Inventor
Moryuki Yamamoto
Kenji Oogami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP10085480A priority Critical patent/JPS5725744A/ja
Publication of JPS5725744A publication Critical patent/JPS5725744A/ja
Publication of JPS6126854B2 publication Critical patent/JPS6126854B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
JP10085480A 1980-07-23 1980-07-23 Interleaving circuit Granted JPS5725744A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10085480A JPS5725744A (en) 1980-07-23 1980-07-23 Interleaving circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10085480A JPS5725744A (en) 1980-07-23 1980-07-23 Interleaving circuit

Publications (2)

Publication Number Publication Date
JPS5725744A JPS5725744A (en) 1982-02-10
JPS6126854B2 true JPS6126854B2 (US20100012521A1-20100121-C00001.png) 1986-06-23

Family

ID=14284890

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10085480A Granted JPS5725744A (en) 1980-07-23 1980-07-23 Interleaving circuit

Country Status (1)

Country Link
JP (1) JPS5725744A (US20100012521A1-20100121-C00001.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0161350U (US20100012521A1-20100121-C00001.png) * 1987-10-12 1989-04-19

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5917360U (ja) * 1982-07-24 1984-02-02 日本精工株式会社 ボ−ルねじ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0161350U (US20100012521A1-20100121-C00001.png) * 1987-10-12 1989-04-19

Also Published As

Publication number Publication date
JPS5725744A (en) 1982-02-10

Similar Documents

Publication Publication Date Title
CA1175154A (en) Shift circuit
CA1143071A (en) Computer input/output arrangement
US5136588A (en) Interleaving method and apparatus
WO1981000334A1 (en) One-bit frequency-shift-keyed modulator
JPS6126854B2 (US20100012521A1-20100121-C00001.png)
KR950005115B1 (ko) 디지탈 신호 전송 장치용 파형 정형 회로
JPS6126855B2 (US20100012521A1-20100121-C00001.png)
JPH05258589A (ja) 可変長シフトレジスタ
JPS6020835B2 (ja) メモリ素子
JP3100907B2 (ja) アナログ信号遅延回路
SU1264242A1 (ru) Регистр сдвига
SU763885A1 (ru) Преобразователь кодов
JP2001085998A (ja) D/a変換回路
KR100199190B1 (ko) 데이타 포착회로
US2885657A (en) Storage shifting apparatus
JPH06324113A (ja) 半導体集積回路
JPS5977722A (ja) カウンタ回路
JPH0332137A (ja) 信号伝送装置
JPH046913A (ja) プログラマブル論理素子
JPH03222539A (ja) スタートビット検出回路
JPS5923941A (ja) デ−タ配列変換回路
JPH05241779A (ja) シリアルデータ受信回路
JPH03171234A (ja) クロック同期式記憶回路
JPH035788A (ja) 表示装置駆動用lsi
JPH07162387A (ja) マルチプレクサ