JPS6126110B2 - - Google Patents
Info
- Publication number
- JPS6126110B2 JPS6126110B2 JP53125587A JP12558778A JPS6126110B2 JP S6126110 B2 JPS6126110 B2 JP S6126110B2 JP 53125587 A JP53125587 A JP 53125587A JP 12558778 A JP12558778 A JP 12558778A JP S6126110 B2 JPS6126110 B2 JP S6126110B2
- Authority
- JP
- Japan
- Prior art keywords
- busy
- instruction
- processor
- line
- processors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Bus Control (AREA)
- Debugging And Monitoring (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12558778A JPS5552171A (en) | 1978-10-11 | 1978-10-11 | Busy check circuit of one line type |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12558778A JPS5552171A (en) | 1978-10-11 | 1978-10-11 | Busy check circuit of one line type |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5552171A JPS5552171A (en) | 1980-04-16 |
JPS6126110B2 true JPS6126110B2 (enrdf_load_stackoverflow) | 1986-06-19 |
Family
ID=14913859
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12558778A Granted JPS5552171A (en) | 1978-10-11 | 1978-10-11 | Busy check circuit of one line type |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5552171A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6225355A (ja) * | 1985-07-26 | 1987-02-03 | Hitachi Ltd | 集積回路間の信号伝播方法 |
JPH01120601A (ja) * | 1987-11-05 | 1989-05-12 | Honda Motor Co Ltd | 2個のcpuを用いたコントローラ |
-
1978
- 1978-10-11 JP JP12558778A patent/JPS5552171A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5552171A (en) | 1980-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4245301A (en) | Information processing system | |
US4250547A (en) | Information processing apparatus capable of effecting parallel processings by using a divided common bus | |
CN111382112B (zh) | 可配置的处理器间同步系统 | |
US4152763A (en) | Control system for central processing unit with plural execution units | |
US4752872A (en) | Arbitration device for latching only the highest priority request when the common resource is busy | |
JPS56114063A (en) | Multiprocessor | |
JPS6126110B2 (enrdf_load_stackoverflow) | ||
US4740910A (en) | Multiprocessor system | |
JP2848681B2 (ja) | マルチプロセッサシステムの排他制御回路 | |
JPS59229662A (ja) | 共有メモリ制御回路 | |
JPH0318958A (ja) | マルチプロセッサシステム | |
KR920002665B1 (ko) | 다중처리 시스템의 로컬 버스 사이클 제어방법 | |
JPS5844426Y2 (ja) | プロセッサ間情報転送装置 | |
JP2667285B2 (ja) | 割込制御装置 | |
KR950008393B1 (ko) | 멀티프로세스 시스템 아비터지연회로 | |
JP2564321B2 (ja) | バス制御方式 | |
SU1322295A2 (ru) | Устройство дл сопр жени | |
JPS61107455A (ja) | ポ−リング制御方式 | |
SU1226467A1 (ru) | Двухвходовое устройство приоритета | |
JPS6126104B2 (enrdf_load_stackoverflow) | ||
JPH0381834A (ja) | 割込み制御装置 | |
JPH0215152Y2 (enrdf_load_stackoverflow) | ||
JPS6152766A (ja) | マルチプロセツサ制御方式 | |
JPH04308955A (ja) | マルチプロセッサ装置 | |
JPS5856131B2 (ja) | 共通バス制御方式 |