JPS61234062A - 半導体装置のリ−ドフレ−ム製造方法 - Google Patents

半導体装置のリ−ドフレ−ム製造方法

Info

Publication number
JPS61234062A
JPS61234062A JP7430185A JP7430185A JPS61234062A JP S61234062 A JPS61234062 A JP S61234062A JP 7430185 A JP7430185 A JP 7430185A JP 7430185 A JP7430185 A JP 7430185A JP S61234062 A JPS61234062 A JP S61234062A
Authority
JP
Japan
Prior art keywords
lead
resist
layer
tab
electroforming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7430185A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0564859B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Shimazu
博士 嶋津
Yasuo Yamashita
康雄 山下
Masayoshi Suzuki
鈴記　正義
Eiji Sakata
栄二 坂田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Maxell Ltd
Original Assignee
Kyushu Hitachi Maxell Ltd
Hitachi Maxell Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyushu Hitachi Maxell Ltd, Hitachi Maxell Ltd filed Critical Kyushu Hitachi Maxell Ltd
Priority to JP7430185A priority Critical patent/JPS61234062A/ja
Publication of JPS61234062A publication Critical patent/JPS61234062A/ja
Publication of JPH0564859B2 publication Critical patent/JPH0564859B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP7430185A 1985-04-10 1985-04-10 半導体装置のリ−ドフレ−ム製造方法 Granted JPS61234062A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7430185A JPS61234062A (ja) 1985-04-10 1985-04-10 半導体装置のリ−ドフレ−ム製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7430185A JPS61234062A (ja) 1985-04-10 1985-04-10 半導体装置のリ−ドフレ−ム製造方法

Publications (2)

Publication Number Publication Date
JPS61234062A true JPS61234062A (ja) 1986-10-18
JPH0564859B2 JPH0564859B2 (enrdf_load_stackoverflow) 1993-09-16

Family

ID=13543169

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7430185A Granted JPS61234062A (ja) 1985-04-10 1985-04-10 半導体装置のリ−ドフレ−ム製造方法

Country Status (1)

Country Link
JP (1) JPS61234062A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07307425A (ja) * 1994-08-22 1995-11-21 Kyushu Hitachi Maxell Ltd 電鋳方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07307425A (ja) * 1994-08-22 1995-11-21 Kyushu Hitachi Maxell Ltd 電鋳方法

Also Published As

Publication number Publication date
JPH0564859B2 (enrdf_load_stackoverflow) 1993-09-16

Similar Documents

Publication Publication Date Title
JP2548939B2 (ja) Ｉｃカード用リードフレーム
JPS5826828B2 (ja) テ−プキヤリアの製造方法
US4289575A (en) Method of making printed wiringboards
US5358826A (en) Method of fabricating metallized chip carries from wafer-shaped substrates
US5249354A (en) Method of making electronic component packages
JP2000150702A (ja) 半導体装置の製造方法
JP2003264359A (ja) 立体回路基体の製造方法
JPS61234062A (ja) 半導体装置のリ−ドフレ−ム製造方法
US5118556A (en) Film material for film carrier manufacture and a method for manufacturing film carrier
JPH01189102A (ja) 回路部品の電極製造方法
JPS61234060A (ja) 半導体装置のリ−ドフレ−ム製造方法
JP2813138B2 (ja) フィルム基板の製造方法
JPH0529395A (ja) Ｔａｂテープの製造方法
JP2509882B2 (ja) 半導体装置の製造方法
JPS61234061A (ja) 半導体装置のリ−ドフレ−ム製造方法
JPS62188345A (ja) 混成集積回路の製造方法
JPH0564853B2 (enrdf_load_stackoverflow)
JPS6352469B2 (enrdf_load_stackoverflow)
JPH01147848A (ja) Ｉｃ用リードフレームの製造方法
JPS5921174B2 (ja) キヤリヤテ−プの製造方法
JP2505827B2 (ja) フィルムキャリアの製造方法
JPH0198248A (ja) 回路基板の製法
JPH0564855B2 (enrdf_load_stackoverflow)
JP3191294B2 (ja) プローブカードの製造方法
JPS6155247B2 (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees