JPS6118833B2 - - Google Patents
Info
- Publication number
- JPS6118833B2 JPS6118833B2 JP3230780A JP3230780A JPS6118833B2 JP S6118833 B2 JPS6118833 B2 JP S6118833B2 JP 3230780 A JP3230780 A JP 3230780A JP 3230780 A JP3230780 A JP 3230780A JP S6118833 B2 JPS6118833 B2 JP S6118833B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- circuit
- memory
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 49
- 239000004065 semiconductor Substances 0.000 claims description 21
- 230000004044 response Effects 0.000 claims description 2
- 101100348617 Candida albicans (strain SC5314 / ATCC MYA-2876) NIK1 gene Proteins 0.000 description 15
- 101100007329 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) COS1 gene Proteins 0.000 description 15
- 101100007332 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) COS4 gene Proteins 0.000 description 11
- 230000010365 information processing Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 5
- 101100234408 Danio rerio kif7 gene Proteins 0.000 description 3
- 101100221620 Drosophila melanogaster cos gene Proteins 0.000 description 3
- 101100007330 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) COS2 gene Proteins 0.000 description 3
- 101100398237 Xenopus tropicalis kif11 gene Proteins 0.000 description 3
- 101100007331 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) COS3 gene Proteins 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
Landscapes
- Read Only Memory (AREA)
- Dram (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3230780A JPS56130884A (en) | 1980-03-14 | 1980-03-14 | Semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3230780A JPS56130884A (en) | 1980-03-14 | 1980-03-14 | Semiconductor memory device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60087146A Division JPS60258799A (ja) | 1985-04-23 | 1985-04-23 | 半導体メモリ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56130884A JPS56130884A (en) | 1981-10-14 |
JPS6118833B2 true JPS6118833B2 (fr) | 1986-05-14 |
Family
ID=12355281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3230780A Granted JPS56130884A (en) | 1980-03-14 | 1980-03-14 | Semiconductor memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56130884A (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01221239A (ja) * | 1988-02-29 | 1989-09-04 | Nitto Denko Corp | 複合テープ |
JPH0351896U (fr) * | 1989-09-26 | 1991-05-20 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58177583A (ja) * | 1982-04-09 | 1983-10-18 | Toshiba Corp | Ram制御回路 |
JPS58194193A (ja) * | 1982-05-07 | 1983-11-12 | Toshiba Corp | メモリ回路 |
JPS59175098A (ja) * | 1983-03-25 | 1984-10-03 | Oki Electric Ind Co Ltd | 書き込み/読出し回路 |
US4566080A (en) * | 1983-07-11 | 1986-01-21 | Signetics Corporation | Byte wide EEPROM with individual write circuits |
JPS6098200U (ja) * | 1983-12-06 | 1985-07-04 | 日本電気株式会社 | ランダムアクセスメモリ |
JPS60182593A (ja) * | 1984-03-01 | 1985-09-18 | Nippon Telegr & Teleph Corp <Ntt> | 半導体メモリ |
JP2682625B2 (ja) * | 1987-07-15 | 1997-11-26 | 日立超エル・エス・アイエンジニアリング株式会社 | 半導体集積回路装置 |
JP2549686B2 (ja) * | 1988-02-08 | 1996-10-30 | 三菱電機株式会社 | 半導体集積回路装置 |
US7793037B2 (en) * | 2005-05-31 | 2010-09-07 | Intel Corporation | Partial page scheme for memory technologies |
-
1980
- 1980-03-14 JP JP3230780A patent/JPS56130884A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01221239A (ja) * | 1988-02-29 | 1989-09-04 | Nitto Denko Corp | 複合テープ |
JPH0351896U (fr) * | 1989-09-26 | 1991-05-20 |
Also Published As
Publication number | Publication date |
---|---|
JPS56130884A (en) | 1981-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4153933A (en) | Single chip MOS computer with expandable memory | |
US5097152A (en) | Buffer circuit used in a semiconductor device operating by different supply potentials and method of operating the same | |
US5999441A (en) | Random access memory having bit selectable mask for memory writes | |
US4651304A (en) | EPROM memory device having a test circuit | |
US4603404A (en) | Semiconductor memory device with redundant cells | |
KR910010526A (ko) | 페이지 소거 가능한 플래쉬형 이이피롬 장치 | |
JPS5847793B2 (ja) | 半導体記憶装置 | |
JP2007109401A (ja) | モードレジスタおよび不揮発性半導体メモリ装置 | |
US4893281A (en) | Semiconductor memory system with programmable address decoder | |
EP0029716B1 (fr) | Dispositif de mémoire programmable à semi-conducteurs | |
KR970005645B1 (ko) | 불휘발성 반도체 메모리의 부분 프로그램을 위한 데이터 로딩회로 | |
JPH06342591A (ja) | 半導体メモリ装置 | |
JPS6118833B2 (fr) | ||
JPH0213863B2 (fr) | ||
US4910710A (en) | Input circuit incorporated in a semiconductor device | |
JP2588936B2 (ja) | 半導体記憶装置 | |
US5301152A (en) | Semiconductor memory device equipped with sense amplifier circuit which eliminates a transient pulse at an output data terminal | |
KR980011488A (ko) | 반도체 메모리 장치 | |
JPH0766675B2 (ja) | プログラマブルrom | |
US5198998A (en) | Erasable programmable read only memory | |
US4802126A (en) | Semiconductor memory device | |
JPS6235195B2 (fr) | ||
JPH0226315B2 (fr) | ||
KR100250754B1 (ko) | 플래쉬 메모리에서의 디코더 회로 | |
JPH087585A (ja) | 不揮発性メモリ用計数終了検出装置 |