JPS61182157A - 画像処理装置及び相互通信バス装置 - Google Patents

画像処理装置及び相互通信バス装置

Info

Publication number
JPS61182157A
JPS61182157A JP60259921A JP25992185A JPS61182157A JP S61182157 A JPS61182157 A JP S61182157A JP 60259921 A JP60259921 A JP 60259921A JP 25992185 A JP25992185 A JP 25992185A JP S61182157 A JPS61182157 A JP S61182157A
Authority
JP
Japan
Prior art keywords
bus
data
sub
address
buses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60259921A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0555907B2 (https=
Inventor
ラドウ・アレグサンドル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Philips Corp
Original Assignee
US Philips Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by US Philips Corp filed Critical US Philips Corp
Publication of JPS61182157A publication Critical patent/JPS61182157A/ja
Publication of JPH0555907B2 publication Critical patent/JPH0555907B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/37—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Bus Control (AREA)
  • Television Systems (AREA)
  • Small-Scale Networks (AREA)
JP60259921A 1984-11-21 1985-11-21 画像処理装置及び相互通信バス装置 Granted JPS61182157A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/673,960 US4604743A (en) 1984-11-21 1984-11-21 Bus structure for an image processor
US673960 1996-07-01

Publications (2)

Publication Number Publication Date
JPS61182157A true JPS61182157A (ja) 1986-08-14
JPH0555907B2 JPH0555907B2 (https=) 1993-08-18

Family

ID=24704787

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60259921A Granted JPS61182157A (ja) 1984-11-21 1985-11-21 画像処理装置及び相互通信バス装置

Country Status (5)

Country Link
US (1) US4604743A (https=)
EP (1) EP0188828B1 (https=)
JP (1) JPS61182157A (https=)
DE (1) DE3586245T2 (https=)
IL (1) IL77084A (https=)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4941088A (en) * 1985-02-05 1990-07-10 Digital Equipment Corporation Split bus multiprocessing system with data transfer between main memory and caches using interleaving of sub-operations on sub-busses
US5062076A (en) * 1985-07-12 1991-10-29 Wang Laboratories, Inc. Cascadable, high-bandwidth, multi-channel image transfer controller
US4838274A (en) * 1987-09-18 1989-06-13 Air Products And Chemicals, Inc. Perfluoro-crown ethers in fluorine magnetic resonance imaging
CA1329433C (en) * 1988-10-24 1994-05-10 Lemuel L. Davis Computer animation production system
US5091849A (en) * 1988-10-24 1992-02-25 The Walt Disney Company Computer image production system utilizing first and second networks for separately transferring control information and digital image data
US5159551A (en) * 1989-08-09 1992-10-27 Picker International, Inc. Prism architecture for ct scanner image reconstruction
JP2665813B2 (ja) * 1990-02-23 1997-10-22 三菱電機株式会社 記憶制御装置
JPH05205005A (ja) * 1990-03-30 1993-08-13 Internatl Business Mach Corp <Ibm> ロジック・シミュレーション・マシン用ホスト・インタフェース
US5237567A (en) * 1990-10-31 1993-08-17 Control Data Systems, Inc. Processor communication bus
FR2669448B1 (fr) * 1990-11-19 1993-01-15 Bull Sa Architecture de terminal et circuit de gestion.
CA2055554C (en) * 1990-12-11 1998-04-14 John Monroe Dinwiddie, Jr. Multimedia system
CA2055296C (en) * 1990-12-11 1995-04-04 Bruce James Wilkie Analog image signal processor circuit for a multimedia system
US5175731A (en) * 1990-12-11 1992-12-29 International Business Machines Corporation Arbitration circuit for a multimedia system
US5245322A (en) * 1990-12-11 1993-09-14 International Business Machines Corporation Bus architecture for a multimedia system
US5230041A (en) * 1990-12-11 1993-07-20 International Business Machines Corporation Bus interface circuit for a multimedia system
US5689657A (en) * 1991-03-30 1997-11-18 Deutsche Itt Industries Gmbh Apparatus and methods for bus arbitration in a multimaster system
DE69226591T2 (de) * 1991-09-16 1999-05-06 Ncr International, Inc., Dayton, Ohio Rechnersystem mit Videosubsystem
JPH05210481A (ja) * 1991-09-18 1993-08-20 Ncr Internatl Inc 直接アクセス式ビデオバス
US5446866A (en) * 1992-01-30 1995-08-29 Apple Computer, Inc. Architecture for transferring pixel streams, without control information, in a plurality of formats utilizing addressable source and destination channels associated with the source and destination components
US5270964A (en) * 1992-05-19 1993-12-14 Sun Microsystems, Inc. Single in-line memory module
US5317564A (en) * 1992-12-30 1994-05-31 Intel Corporation Merging network for collection of data from multi-computers
WO1996041274A1 (en) * 1995-06-07 1996-12-19 Advanced Micro Devices, Inc. Dynamically reconfigurable data bus
KR980004067A (ko) * 1996-06-25 1998-03-30 김광호 멀티프로세서 시스템의 데이터 송수신장치 및 방법
JPH1173258A (ja) * 1997-08-28 1999-03-16 Toshiba Corp 低消費電力バス構造及びその制御方法、低消費電力バス構造の合成システム及びその合成方法、携帯情報機器
EP1041490A1 (en) * 1999-03-31 2000-10-04 Hewlett-Packard Company Method to increase the I/O performance of a computer
CN1129072C (zh) * 1999-10-27 2003-11-26 盖内蒂克瓦尔有限公司 具有可配置数据/地址通道结构的数据处理系统
US8032688B2 (en) 2005-06-30 2011-10-04 Intel Corporation Micro-tile memory interfaces
US8253751B2 (en) 2005-06-30 2012-08-28 Intel Corporation Memory controller interface for micro-tiled memory access
WO2007031912A1 (en) * 2005-09-14 2007-03-22 Koninklijke Philips Electronics N.V. Method and system for bus arbitration
US8878860B2 (en) 2006-12-28 2014-11-04 Intel Corporation Accessing memory using multi-tiling

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7806841A (nl) * 1978-06-26 1979-12-28 Bell Telephone Mfg Tijdverdelingsmultiplex-communicatiestelsel.
FR2458957B1 (fr) * 1979-06-13 1986-02-07 Telediffusion Fse Concentrateur teleinformatique pour reseau de transmission et de commutation de donnees par paquets
US4535448A (en) * 1982-12-10 1985-08-13 At&T Bell Laboratories Dual bus communication system
JPS59176838A (ja) * 1983-03-28 1984-10-06 Dainippon Screen Mfg Co Ltd 画像演算処理方法

Also Published As

Publication number Publication date
IL77084A0 (en) 1986-04-29
EP0188828A3 (en) 1988-12-21
EP0188828A2 (en) 1986-07-30
DE3586245D1 (de) 1992-07-23
JPH0555907B2 (https=) 1993-08-18
EP0188828B1 (en) 1992-06-17
IL77084A (en) 1989-10-31
US4604743A (en) 1986-08-05
DE3586245T2 (de) 1993-01-14

Similar Documents

Publication Publication Date Title
JPS61182157A (ja) 画像処理装置及び相互通信バス装置
EP0156580B1 (en) Data transmission system
KR940005816B1 (ko) 데이타 처리장치
JP3241045B2 (ja) マルチポート共有メモリインタフェースおよび関連の方法
US5625796A (en) Method and apparatus for concurrently accessing multiple memories with different timing requirements
WO1996041266A1 (en) Split buffer architecture
GB2123189A (en) Communication between computers
US5822776A (en) Multiplexed random access memory with time division multiplexing through a single read/write port
EP0259050A2 (en) Multi-channel memory access circuit
EP0908827B1 (en) Memory interface device and memory address generation device
US7035956B2 (en) Transmission control circuit, reception control circuit, communications control circuit, and communications control unit
US8484390B2 (en) Message handler and method for controlling access to data of a message memory of a communications module
JPH11212939A (ja) 共通バスによって相互接続されたプロセッサを有するデータプロセッサユニット間でデータを交換するためのシステム
KR100814904B1 (ko) 칩 내부 회로 간의 데이터 전송을 위한 통신 시스템
EP0910014B1 (en) Program loading method and apparatus
US4648065A (en) Modified snapshot priority enabling two requestors to share a single memory port
JPS6162159A (ja) 双方向データ交換方法
EP1588276A1 (en) Processor array
EP0269370B1 (en) Memory access controller
WO1991010958A1 (en) Computer bus system
KR100487218B1 (ko) 칩 내장형 버스를 인터페이스하기 위한 장치 및 방법
JPH064401A (ja) メモリアクセス回路
JP2538644B2 (ja) インタ―フェイス変換装置
KR20000013078A (ko) 다중 프로세서 시스템의 프로세서간 통신 장치 및 방법
JPH11272545A (ja) メモリコントロール方式