JPS61166244A - システム内通信方式 - Google Patents

システム内通信方式

Info

Publication number
JPS61166244A
JPS61166244A JP685685A JP685685A JPS61166244A JP S61166244 A JPS61166244 A JP S61166244A JP 685685 A JP685685 A JP 685685A JP 685685 A JP685685 A JP 685685A JP S61166244 A JPS61166244 A JP S61166244A
Authority
JP
Japan
Prior art keywords
cpu
communication
data
slave
master
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP685685A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0554749B2 (enExample
Inventor
Keiichiro Shimada
島田　啓一郎
Shinji Takada
信司 高田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP685685A priority Critical patent/JPS61166244A/ja
Publication of JPS61166244A publication Critical patent/JPS61166244A/ja
Publication of JPH0554749B2 publication Critical patent/JPH0554749B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Small-Scale Networks (AREA)
JP685685A 1985-01-18 1985-01-18 システム内通信方式 Granted JPS61166244A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP685685A JPS61166244A (ja) 1985-01-18 1985-01-18 システム内通信方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP685685A JPS61166244A (ja) 1985-01-18 1985-01-18 システム内通信方式

Publications (2)

Publication Number Publication Date
JPS61166244A true JPS61166244A (ja) 1986-07-26
JPH0554749B2 JPH0554749B2 (enExample) 1993-08-13

Family

ID=11649872

Family Applications (1)

Application Number Title Priority Date Filing Date
JP685685A Granted JPS61166244A (ja) 1985-01-18 1985-01-18 システム内通信方式

Country Status (1)

Country Link
JP (1) JPS61166244A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005158058A (ja) * 2003-11-05 2005-06-16 Renesas Technology Corp 通信システム、該通信システムを有する情報処理装置及び制御
US7765269B2 (en) 2003-11-05 2010-07-27 Renesas Technology Corporation Communications system, and information processing device and control device incorporating said communications system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005158058A (ja) * 2003-11-05 2005-06-16 Renesas Technology Corp 通信システム、該通信システムを有する情報処理装置及び制御
US7765269B2 (en) 2003-11-05 2010-07-27 Renesas Technology Corporation Communications system, and information processing device and control device incorporating said communications system

Also Published As

Publication number Publication date
JPH0554749B2 (enExample) 1993-08-13

Similar Documents

Publication Publication Date Title
US6233635B1 (en) Diagnostic/control system using a multi-level I2C bus
JPS59140536A (ja) 複数個の端末装置に接続された非同期バスと同期バスとの間の２方向デ−タ転送を制御し、各端末装置はそれ自身の同期信号を前記同期バスに送る並列インタフエ−ス
US6539444B1 (en) Information processing apparatus having a bus using the protocol of the acknowledge type in the source clock synchronous system
KR100435349B1 (ko) 병렬처리장치와이를포함하는디지털오디오신호처리장치및방법
JPH0610800B2 (ja) 非同期信号の同期方法
JPS61166244A (ja) システム内通信方式
JPH09507938A (ja) 処理装置からクロックへのインターフェース
CN120086167A (zh) 多设备通信系统及方法、电子设备、存储介质
CN119576537A (zh) 外设集成系统、写入方法、读取方法、例化方法和芯片
EP3819778A1 (en) Bus system and method for operating a bus system
JP2006127423A (ja) バス制御装置、調停装置、並びに、その方法及びプログラム
CN114124609A (zh) 一种基于1553b总线的通信装置及通信方法
JP2001109706A (ja) Ｄｍａ転送方法およびそのシステム
KR100295683B1 (ko) 인터아이씨의 제너럴콜 어크날리지장치및 방법
KR900007704B1 (ko) 전전자 교환기의 주변기기 제어버스의 통신방법
JP3974370B2 (ja) マスタ・スレーブ間通信方法及びそのシステム
JP4594935B2 (ja) データ伝送方法、データ伝送装置
KR100579419B1 (ko) Ｄｄｒ ｓｄｒａｍ 데이터 전송을 위한 ａｍｂａ인터페이스 장치
SU966687A1 (ru) Устройство дл сопр жени
US6901472B2 (en) Data-processing unit with a circuit arrangement for connecting a first communications bus with a second communications bus
JPH02140852A (ja) Ｄｍａ転送制御装置
SU1614016A1 (ru) Устройство дл ввода информации
JPS61175834A (ja) マイクロプログラムデバツグ機能付きデ−タ処理装置
JPH10289202A (ja) マイコン回路
JPH11272545A (ja) メモリコントロール方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term