JPS61133457A - チャネル制御装置 - Google Patents

チャネル制御装置

Info

Publication number
JPS61133457A
JPS61133457A JP25591484A JP25591484A JPS61133457A JP S61133457 A JPS61133457 A JP S61133457A JP 25591484 A JP25591484 A JP 25591484A JP 25591484 A JP25591484 A JP 25591484A JP S61133457 A JPS61133457 A JP S61133457A
Authority
JP
Japan
Prior art keywords
channel
input
cpu
central processing
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP25591484A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0343654B2 (cg-RX-API-DMAC7.html
Inventor
Tetsuhiko Ifuku
井福　哲彦
Masato Maebayashi
前林　正人
Ryoichi Yazawa
矢澤　良一
Akihiko Ishikawa
明彦 石川
Hiroo Fujisaki
博夫 藤崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
NTT Inc
Original Assignee
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, NEC Corp, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP25591484A priority Critical patent/JPS61133457A/ja
Publication of JPS61133457A publication Critical patent/JPS61133457A/ja
Publication of JPH0343654B2 publication Critical patent/JPH0343654B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP25591484A 1984-12-04 1984-12-04 チャネル制御装置 Granted JPS61133457A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25591484A JPS61133457A (ja) 1984-12-04 1984-12-04 チャネル制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25591484A JPS61133457A (ja) 1984-12-04 1984-12-04 チャネル制御装置

Publications (2)

Publication Number Publication Date
JPS61133457A true JPS61133457A (ja) 1986-06-20
JPH0343654B2 JPH0343654B2 (cg-RX-API-DMAC7.html) 1991-07-03

Family

ID=17285320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25591484A Granted JPS61133457A (ja) 1984-12-04 1984-12-04 チャネル制御装置

Country Status (1)

Country Link
JP (1) JPS61133457A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4815025A (en) * 1984-04-06 1989-03-21 Telefonaktiebolaget Lm Ericsson Arrangement for supervising a data processing system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4815025A (en) * 1984-04-06 1989-03-21 Telefonaktiebolaget Lm Ericsson Arrangement for supervising a data processing system

Also Published As

Publication number Publication date
JPH0343654B2 (cg-RX-API-DMAC7.html) 1991-07-03

Similar Documents

Publication Publication Date Title
US4675812A (en) Priority circuit for channel subsystem having components with diverse and changing requirement for system resources
US20070033369A1 (en) Reconfigurable integrated circuit device
JPS5841538B2 (ja) マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
JPS5932045A (ja) 情報処理装置
US11366940B2 (en) Secure-aware bus system
KR20040023692A (ko) 다수의 스레드의 동시 실행을 지원하는 컴퓨터시스템에서의 인터럽트 처리 메커니즘
JPH10228458A (ja) 構成可能なハードウエア・システム・ドメインを有するマルチプロセッサ・コンピュータ
US5291605A (en) Arrangement and a method for handling interrupt requests in a data processing system in a virtual machine mode
JPH0282343A (ja) マルチプロセッサシステムの割込処理方式
JPS61133457A (ja) チャネル制御装置
JPH10283304A (ja) 割り込み要求を処理する方法及びシステム
EP1193607B1 (en) Apparatus and method for the exchange of signal groups between a plurality of components in a digital signal processor having a direct memory access controller
JPS59148952A (ja) 優先順位回路
JPH01214939A (ja) シングルチップマイクロコンピュータ
US20030023799A1 (en) Interrupt processing apparatus
US6910119B1 (en) Instruction pipe and stall therefor to accommodate shared access to return stack buffer
JPH01258163A (ja) ダイレクトメモリアクセス制御装置
JPH0478902A (ja) バスコントローラ
KR102900878B1 (ko) 레지스터 데이터 소거
JPH0330175B2 (cg-RX-API-DMAC7.html)
SU1084795A1 (ru) Устройство прерывани
JP3390317B2 (ja) ファイル排他制御装置
JPS63184848A (ja) マイクロプロセツサ
JPS6352241A (ja) マイクロプロセツサ
KR950004227B1 (ko) 정보처리시스템