JPH0343654B2 - - Google Patents

Info

Publication number
JPH0343654B2
JPH0343654B2 JP25591484A JP25591484A JPH0343654B2 JP H0343654 B2 JPH0343654 B2 JP H0343654B2 JP 25591484 A JP25591484 A JP 25591484A JP 25591484 A JP25591484 A JP 25591484A JP H0343654 B2 JPH0343654 B2 JP H0343654B2
Authority
JP
Japan
Prior art keywords
channel
central processing
channels
register
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP25591484A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61133457A (ja
Inventor
Tetsuhiko Ifuku
Masato Maebayashi
Ryoichi Yazawa
Akihiko Ishikawa
Hiroo Fujisaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
NTT Inc
Original Assignee
Fujitsu Ltd
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP25591484A priority Critical patent/JPS61133457A/ja
Publication of JPS61133457A publication Critical patent/JPS61133457A/ja
Publication of JPH0343654B2 publication Critical patent/JPH0343654B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP25591484A 1984-12-04 1984-12-04 チャネル制御装置 Granted JPS61133457A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25591484A JPS61133457A (ja) 1984-12-04 1984-12-04 チャネル制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25591484A JPS61133457A (ja) 1984-12-04 1984-12-04 チャネル制御装置

Publications (2)

Publication Number Publication Date
JPS61133457A JPS61133457A (ja) 1986-06-20
JPH0343654B2 true JPH0343654B2 (cg-RX-API-DMAC7.html) 1991-07-03

Family

ID=17285320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25591484A Granted JPS61133457A (ja) 1984-12-04 1984-12-04 チャネル制御装置

Country Status (1)

Country Link
JP (1) JPS61133457A (cg-RX-API-DMAC7.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE441872B (sv) * 1984-04-06 1985-11-11 Ericsson Telefon Ab L M Anordning for overvakning av ett databehandlingssystem

Also Published As

Publication number Publication date
JPS61133457A (ja) 1986-06-20

Similar Documents

Publication Publication Date Title
US4959781A (en) System for assigning interrupts to least busy processor that already loaded same class of interrupt routines
EP1051678B1 (en) Transactions supporting interrupt destination redirection and level triggered interrupt semantics
US6381665B2 (en) Mechanisms for converting interrupt request signals on address and data lines to interrupt message signals
EP1038231B1 (en) Mechanism that performs interrupt destination redirection
EP0192944A2 (en) Data processing system with a main processor and a co-processor sharing the same resources
JPS5841538B2 (ja) マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
JPH04318654A (ja) マイクロプロセッサへの割り込みのリダイレクションシステム
EP1125212B1 (en) Apparatus and method for handling peripheral device interrupts
JPS62243058A (ja) マルチプロセツサシステムの割込制御方法
CA1241762A (en) Interrupt mechanism for multi-microprocessing system having multiple busses
US20020099893A1 (en) System and method for the handling of system management interrupts in a multiprocessor computer system
JPH0282343A (ja) マルチプロセッサシステムの割込処理方式
US6374321B2 (en) Mechanisms for converting address and data signals to interrupt message signals
US4320450A (en) Protection apparatus for multiple processor systems
KR19980079572A (ko) 인터럽트 요구의 처리 방법 및 장치
JPH0343654B2 (cg-RX-API-DMAC7.html)
SU1084795A1 (ru) Устройство прерывани
JPS6352241A (ja) マイクロプロセツサ
JPH07120343B2 (ja) マルチプロセッサシステム
JPS59229662A (ja) 共有メモリ制御回路
SU1341636A1 (ru) Устройство дл прерывани программ
JPS61184645A (ja) 割込制御方式
JPS61269545A (ja) 計算機システム
JPH03210651A (ja) 割込みの再指示
JPS63155330A (ja) マイクロプログラム制御装置