JPS61131050A - メモリエラ−処理方式 - Google Patents

メモリエラ−処理方式

Info

Publication number
JPS61131050A
JPS61131050A JP59253566A JP25356684A JPS61131050A JP S61131050 A JPS61131050 A JP S61131050A JP 59253566 A JP59253566 A JP 59253566A JP 25356684 A JP25356684 A JP 25356684A JP S61131050 A JPS61131050 A JP S61131050A
Authority
JP
Japan
Prior art keywords
error
detected
word
section
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59253566A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0374422B2 (cg-RX-API-DMAC7.html
Inventor
Hideaki Ando
秀明 安藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59253566A priority Critical patent/JPS61131050A/ja
Publication of JPS61131050A publication Critical patent/JPS61131050A/ja
Publication of JPH0374422B2 publication Critical patent/JPH0374422B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP59253566A 1984-11-29 1984-11-29 メモリエラ−処理方式 Granted JPS61131050A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59253566A JPS61131050A (ja) 1984-11-29 1984-11-29 メモリエラ−処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59253566A JPS61131050A (ja) 1984-11-29 1984-11-29 メモリエラ−処理方式

Publications (2)

Publication Number Publication Date
JPS61131050A true JPS61131050A (ja) 1986-06-18
JPH0374422B2 JPH0374422B2 (cg-RX-API-DMAC7.html) 1991-11-26

Family

ID=17253148

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59253566A Granted JPS61131050A (ja) 1984-11-29 1984-11-29 メモリエラ−処理方式

Country Status (1)

Country Link
JP (1) JPS61131050A (cg-RX-API-DMAC7.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63103150U (cg-RX-API-DMAC7.html) * 1986-12-22 1988-07-04
JP2014059946A (ja) * 2012-09-15 2014-04-03 Lsi Corp 不揮発性メモリの耐久性平準化のためのセル損傷の測定
US9043663B2 (en) 2012-06-07 2015-05-26 Fujitsu Limited Apparatus and method for testing a memory

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63103150U (cg-RX-API-DMAC7.html) * 1986-12-22 1988-07-04
US9043663B2 (en) 2012-06-07 2015-05-26 Fujitsu Limited Apparatus and method for testing a memory
JP2014059946A (ja) * 2012-09-15 2014-04-03 Lsi Corp 不揮発性メモリの耐久性平準化のためのセル損傷の測定

Also Published As

Publication number Publication date
JPH0374422B2 (cg-RX-API-DMAC7.html) 1991-11-26

Similar Documents

Publication Publication Date Title
US4549295A (en) System for identifying defective media in magnetic tape storage systems
US7346812B1 (en) Apparatus and method for implementing programmable levels of error severity
JPS61131050A (ja) メモリエラ−処理方式
KR860002027B1 (ko) 키이 기억 에러 처리 시스템
JPS59148954A (ja) 制御記憶パトロ−ル方式
CN118550758B (zh) 故障处理方法和计算设备
JPH0441375B2 (cg-RX-API-DMAC7.html)
JPH06161796A (ja) 情報処理装置
JPH0365743A (ja) 主記憶装置の故障発見方法
JPH04178748A (ja) 制御装置
JPS6327940A (ja) 記憶制御装置
JPH04630A (ja) 記憶制御装置
JPS5862900A (ja) メモリの単一ビツトエラ−処理方式
JPH04255032A (ja) 制御記憶装置のエラー訂正方式
JPS6051142B2 (ja) ロギングエラ−制御方式
JPH02139642A (ja) 事象ログデータの２重記憶検出方式
JPS60205640A (ja) エラ−ログ方式
JPS6043265A (ja) デ−タの読出し・書込み方式
JPH04213123A (ja) 電子計算機の故障予防保全方式
JPH01267755A (ja) データ処理装置のロギング方式
JPH01296357A (ja) 入出力装置
JPH02171939A (ja) プログラム異常検出方法
JPS59154611A (ja) デ−タ読取装置
JPS58115698A (ja) メモリ・エラ−のロギング方式
JPH0230060B2 (cg-RX-API-DMAC7.html)