JPS6112289B2 - - Google Patents

Info

Publication number
JPS6112289B2
JPS6112289B2 JP54011506A JP1150679A JPS6112289B2 JP S6112289 B2 JPS6112289 B2 JP S6112289B2 JP 54011506 A JP54011506 A JP 54011506A JP 1150679 A JP1150679 A JP 1150679A JP S6112289 B2 JPS6112289 B2 JP S6112289B2
Authority
JP
Japan
Prior art keywords
instruction
register
general
queue
purpose register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54011506A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54127649A (en
Inventor
Suteiibun Riputei Jon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS54127649A publication Critical patent/JPS54127649A/ja
Publication of JPS6112289B2 publication Critical patent/JPS6112289B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/3822—Parallel decoding, e.g. parallel decode units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
JP1150679A 1978-03-16 1979-02-05 Interlock mechanism Granted JPS54127649A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US88709378A 1978-03-16 1978-03-16

Publications (2)

Publication Number Publication Date
JPS54127649A JPS54127649A (en) 1979-10-03
JPS6112289B2 true JPS6112289B2 (fi) 1986-04-07

Family

ID=25390443

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1150679A Granted JPS54127649A (en) 1978-03-16 1979-02-05 Interlock mechanism

Country Status (5)

Country Link
JP (1) JPS54127649A (fi)
DE (1) DE2906685A1 (fi)
FR (1) FR2420168B1 (fi)
GB (1) GB2016753A (fi)
IT (1) IT1166667B (fi)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2561429B1 (fr) * 1984-03-13 1986-09-19 Trt Telecom Radio Electr Dispositif d'adressage pour fournir a une memoire des codes d'adresse
DE3581556D1 (de) * 1984-04-27 1991-03-07 Bull Hn Information Syst Steuerungsgeraet in einem digitalen computer.
DE3650578T2 (de) * 1985-06-17 1997-03-06 Nec Corp Informationsverarbeitungssystem mit einer Steuerschaltung zum Abwarten einer Registererneuerung und einem Aufnahmemittel des zu erneuernden Registers
JPS6227829A (ja) * 1985-07-30 1987-02-05 Fujitsu Ltd 多重ロード命令制御装置
US5167026A (en) * 1989-02-03 1992-11-24 Digital Equipment Corporation Simultaneously or sequentially decoding multiple specifiers of a variable length pipeline instruction based on detection of modified value of specifier registers
US5142631A (en) * 1989-02-03 1992-08-25 Digital Equipment Corporation System for queuing individual read or write mask and generating respective composite mask for controlling access to general purpose register
US5471591A (en) * 1990-06-29 1995-11-28 Digital Equipment Corporation Combined write-operand queue and read-after-write dependency scoreboard
US5450555A (en) * 1990-06-29 1995-09-12 Digital Equipment Corporation Register logging in pipelined computer using register log queue of register content changes and base queue of register log queue pointers for respective instructions
US5432918A (en) * 1990-06-29 1995-07-11 Digital Equipment Corporation Method and apparatus for ordering read and write operations using conflict bits in a write queue
EP0463965B1 (en) * 1990-06-29 1998-09-09 Digital Equipment Corporation Branch prediction unit for high-performance processor
US11457671B2 (en) 2019-12-20 2022-10-04 Maddox Holdings Inc. Maternity undergarment for gentle support and shape enhancement

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4912742A (fi) * 1972-05-09 1974-02-04
JPS4946347A (fi) * 1972-09-06 1974-05-02
JPS5041442A (fi) * 1973-08-16 1975-04-15
JPS5318931A (en) * 1976-08-06 1978-02-21 Hitachi Ltd Information processor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3477063A (en) * 1967-10-26 1969-11-04 Ibm Controller for data processing system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4912742A (fi) * 1972-05-09 1974-02-04
JPS4946347A (fi) * 1972-09-06 1974-05-02
JPS5041442A (fi) * 1973-08-16 1975-04-15
JPS5318931A (en) * 1976-08-06 1978-02-21 Hitachi Ltd Information processor

Also Published As

Publication number Publication date
FR2420168A1 (fr) 1979-10-12
GB2016753A (en) 1979-09-26
FR2420168B1 (fr) 1986-09-26
IT1166667B (it) 1987-05-06
GB2016753B (fi)
JPS54127649A (en) 1979-10-03
DE2906685C2 (fi) 1988-04-14
IT7920567A0 (it) 1979-02-27
DE2906685A1 (de) 1979-09-20

Similar Documents

Publication Publication Date Title
EP0071028B1 (en) Instructionshandling unit in a data processing system with instruction substitution and method of operation
EP0162778B1 (en) Instruction prefetch system for conditional branch instruction for central processor unit
CA1323938C (en) Control of multiple function units with parallel operation in a microcoded execution unit
US5345567A (en) System and method for modifying program status word system mask, system access key, and address space code with overlap enabled
EP0380846B1 (en) Apparatus for resolving a variable number of potential memory access conflicts in a pipeline computer system and method therefor
EP0380859B1 (en) Method of preprocessing multiple instructions
EP0380850B1 (en) Method and digital computer for preproccessing multiple instructions
US5881265A (en) Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts
US4200927A (en) Multi-instruction stream branch processing mechanism
US6157996A (en) Processor programably configurable to execute enhanced variable byte length instructions including predicated execution, three operand addressing, and increased register space
JP3055980B2 (ja) マルチプロセッサ又はパイプラインプロセッサシステムにおいてデータの完全性を確保する方法
US4398245A (en) Data processing system having an instruction pipeline for processing a transfer instruction
US5694617A (en) System for prioritizing quiesce requests and recovering from a quiescent state in a multiprocessing system with a milli-mode operation
JPH03116235A (ja) 分岐処理方法及び分岐処理装置
JPH08278886A (ja) データ処理システムでの拡張システム管理操作のための方法およびシステム
US4287561A (en) Address formulation interlock mechanism
EP0458305B1 (en) Microprocessor having branch prediction function
EP0066376B1 (en) Data processing system
US5802359A (en) Mapping processor state into a millicode addressable processor state register array
JPH02257235A (ja) キャッシュメモリを関連する主メモリから選択的にローディングする装置及び方法
US4541047A (en) Pipelined data processing system
US5416911A (en) Performance enhancement for load multiple register instruction
KR100682635B1 (ko) 동일한 논리 공간을 점유하는 다중 레지스터 파일을 포함하는 마이크로프로세서
JPS6112289B2 (fi)
US5897654A (en) Method and system for efficiently fetching from cache during a cache fill operation