JPS61121154A - マルチプロセサシステムにおける制御方法 - Google Patents
マルチプロセサシステムにおける制御方法Info
- Publication number
- JPS61121154A JPS61121154A JP24250784A JP24250784A JPS61121154A JP S61121154 A JPS61121154 A JP S61121154A JP 24250784 A JP24250784 A JP 24250784A JP 24250784 A JP24250784 A JP 24250784A JP S61121154 A JPS61121154 A JP S61121154A
- Authority
- JP
- Japan
- Prior art keywords
- program
- microprocessor
- microprocessors
- execution instruction
- program module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24250784A JPS61121154A (ja) | 1984-11-19 | 1984-11-19 | マルチプロセサシステムにおける制御方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24250784A JPS61121154A (ja) | 1984-11-19 | 1984-11-19 | マルチプロセサシステムにおける制御方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61121154A true JPS61121154A (ja) | 1986-06-09 |
| JPH0140368B2 JPH0140368B2 (enrdf_load_stackoverflow) | 1989-08-28 |
Family
ID=17090128
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24250784A Granted JPS61121154A (ja) | 1984-11-19 | 1984-11-19 | マルチプロセサシステムにおける制御方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61121154A (enrdf_load_stackoverflow) |
-
1984
- 1984-11-19 JP JP24250784A patent/JPS61121154A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0140368B2 (enrdf_load_stackoverflow) | 1989-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4447874A (en) | Apparatus and method for communication of information between processes in an information system | |
| JPS5841538B2 (ja) | マルチプロセツサシステム ノ ユウセンセイギヨホウシキ | |
| JPS61182160A (ja) | デ−タ処理装置 | |
| JPH07120338B2 (ja) | 共同プロセッサによる命令の実行をデータプロセッサが調整する方法および該データプロセッサ | |
| JPH0282343A (ja) | マルチプロセッサシステムの割込処理方式 | |
| JPS5833975B2 (ja) | デ−タ処理システム | |
| US4409653A (en) | Method of performing a clear and wait operation with a single instruction | |
| JPS61121154A (ja) | マルチプロセサシステムにおける制御方法 | |
| JPH02252044A (ja) | コプロセッサ及びデータ転送制御方式 | |
| GB2027238A (en) | Clear and wait instruction means and method | |
| JP3139310B2 (ja) | ディジタル信号処理装置 | |
| JP3127737B2 (ja) | ディジタル信号処理装置 | |
| JPS5942331B2 (ja) | プロセツサソウチノセイギヨホウシキ | |
| JPH022179B2 (enrdf_load_stackoverflow) | ||
| JPS6223895B2 (enrdf_load_stackoverflow) | ||
| JPS6341970A (ja) | マイクロコンピユ−タシステム | |
| JPS62269237A (ja) | デ−タプロセツサ | |
| JPH0425581B2 (enrdf_load_stackoverflow) | ||
| JPS63132362A (ja) | コマンド動作制御方式 | |
| JPH0535456B2 (enrdf_load_stackoverflow) | ||
| JPS63298638A (ja) | デ−タ処理装置 | |
| JPS6234269A (ja) | 割込み制御方式 | |
| JPH03223955A (ja) | 情報処理システム | |
| JPH0525335B2 (enrdf_load_stackoverflow) | ||
| JPS62166463A (ja) | デ−タ転送方式 |