JPS6111492B2 - - Google Patents
Info
- Publication number
- JPS6111492B2 JPS6111492B2 JP10584278A JP10584278A JPS6111492B2 JP S6111492 B2 JPS6111492 B2 JP S6111492B2 JP 10584278 A JP10584278 A JP 10584278A JP 10584278 A JP10584278 A JP 10584278A JP S6111492 B2 JPS6111492 B2 JP S6111492B2
- Authority
- JP
- Japan
- Prior art keywords
- decoder
- output
- signal
- circuit
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 9
- 230000005856 abnormality Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 2
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10584278A JPS5533356A (en) | 1978-08-29 | 1978-08-29 | Error detection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10584278A JPS5533356A (en) | 1978-08-29 | 1978-08-29 | Error detection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5533356A JPS5533356A (en) | 1980-03-08 |
| JPS6111492B2 true JPS6111492B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-04-03 |
Family
ID=14418263
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10584278A Granted JPS5533356A (en) | 1978-08-29 | 1978-08-29 | Error detection circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5533356A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58129855A (ja) * | 1982-01-27 | 1983-08-03 | Nec Corp | パルスパタ−ン良否判定回路 |
-
1978
- 1978-08-29 JP JP10584278A patent/JPS5533356A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5533356A (en) | 1980-03-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3949208A (en) | Apparatus for detecting and correcting errors in an encoded memory word | |
| US6018817A (en) | Error correcting code retrofit method and apparatus for multiple memory configurations | |
| US4712216A (en) | Method and device for correcting errors in memories | |
| KR850004675A (ko) | 오차교정 및 검출 시스템 | |
| US4236247A (en) | Apparatus for correcting multiple errors in data words read from a memory | |
| JPS5957541A (ja) | 誤り訂正コードの生成・付加方法 | |
| JPH01158698A (ja) | 半導体メモリ | |
| US3504340A (en) | Triple error correction circuit | |
| JPS6111492B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JP2732862B2 (ja) | データ伝送試験装置 | |
| US4723245A (en) | IC chip error detecting and correcting method including automatic self-checking of chip operation | |
| JP2526060B2 (ja) | メモリ装置 | |
| JPS58178643A (ja) | 誤り検出訂正装置 | |
| US4739506A (en) | IC chip error detecting and correcting apparatus | |
| JPS6134301B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6232814B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4739504A (en) | IC chip error detecting and correcting method | |
| JPS6386620A (ja) | デコ−ダの動作誤り検出装置 | |
| JPS58132835A (ja) | デコ−ダ装置 | |
| JP2748765B2 (ja) | 多数決回路 | |
| JPS58218255A (ja) | 符号誤り検出訂正方式 | |
| JP2555336B2 (ja) | チツプ動作の自動自己診断を伴うｉｃチツプの誤り検出訂正装置及びその方法 | |
| JPH0218737B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS5873263A (ja) | ＢｎＺＳ復号および誤り検出器 | |
| JPS6240738B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |