JPS61113252A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS61113252A
JPS61113252A JP59236483A JP23648384A JPS61113252A JP S61113252 A JPS61113252 A JP S61113252A JP 59236483 A JP59236483 A JP 59236483A JP 23648384 A JP23648384 A JP 23648384A JP S61113252 A JPS61113252 A JP S61113252A
Authority
JP
Japan
Prior art keywords
chip
chips
wiring
semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59236483A
Other languages
English (en)
Other versions
JPH0544829B2 (ja
Inventor
Nobuo Sasaki
伸夫 佐々木
Motoo Nakano
元雄 中野
Junji Sakurai
桜井 潤治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59236483A priority Critical patent/JPS61113252A/ja
Publication of JPS61113252A publication Critical patent/JPS61113252A/ja
Publication of JPH0544829B2 publication Critical patent/JPH0544829B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24226Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73227Wire and HDI connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10157Shape being other than a cuboid at the active surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は半導体装置に係り、特にLSIにおける新たな
チップオンチップ構造に関する。
rcはLSI、VLSIと微細化、高集積化されている
が、それは高集積化する程、高速動作など、動作特性が
向上するメリットがあるからである。
ところが、微細化にも限度があって、それに原因したチ
ップ歩留の低下が顕著になってきた。従って、更に高集
積化してチップ(以下、半導体チップを略してチップと
呼ぶ)を大型化し、多数の微細素子を形成すれば、チッ
プ歩留が著しく低下する。この歩留の低下を防止し、更
に高集積化を推進するために現在、実装構造として、複
数個の比較的小型のチップをパッケージに収容して、集
積度を高める構造や、複数個の同様のパフケージを立体
的に積み重ねる構造が考案されている。
−4、デバイス的に、レーザアニールを利用して、絶縁
膜上に半導体層を形成し、その半導体層に素子を作成し
て、これを積み上げて三次元化するSOI構造が検討さ
れており、このSOI構造は現在、最も高集積化、高性
能化の可能な構造と考えられるが、このような三次元デ
バイスには未解決の問題が多く、未だ実用化・量産化に
は至っていない状況である。
しかしながら、高集積化する程、高性能化されるから、
現在、容易に作成が可能な実装技術によって、出来るだ
け高集積化・小型化することが要望されている。
[従来の技術] 第5図は上記した比較的小型の千ノブ、例えば1Ofl
角、厚さ200μm程度のチップを複数個、パンケージ
に収容した構造例を示しており、本例は2個のチップ1
をパッケージ2に搭載し、それぞれのチップからパンケ
ージにワイヤーをボンディングして、結線を行なった例
で、このような構造が現在、最も実用化の容易な高集積
化実装構造である。
[発明が解決しようとする問題点] しかし、第5図のような構造は、従来の1個のチップを
搭載したパフケージを、2つ併せた構造にほぼ類似して
、実装面積はやや小型化するものの、従来の2つのパッ
ケージを並列にした構造と余り差はない。即ち、それだ
けパンケージが大きくなって、余り高集積化、高密度化
された構造とは云えない。
また、上記「産業上の利用分野」で説明したパンケージ
を立体的に積み重ねる構造は、従来の1個のチップを搭
載したパッケージを積み重ねるだけの構造であり、それ
らの相互間に間隙が必要であり、これも余り高集積化、
高密度化されたとは云えず、ただ平面的に小型化したに
過ぎない。
他方、立体的にチップだけを積み重ねる構造が検討され
ているが、それはスルーホールをチップの内部又は周縁
に設け、このスルーホールによって、チップを上下に接
続する構造で、膜厚200〜300μmの厚いチップ基
板にスルーホールを形成することは、デバイス的に極め
て難しく、実用化には程遠いものである。
本発明は、現在のデバイス技術で容易に作成が可能で、
且つ、高集積化、高密度化できる構造の半導体装置を提
案するものである。
[問題点を解決するための手段] その問題は、複数の半導体チップを相互に接着して積層
し、且つ、上層に積層する半導体チップになるほど小型
化して、該半導体チップの表面周囲に配線を表出させ、
該複数の半導体チップ側面を階段状として、該階段状部
分に前記表出させた半導体チップの表面配線の上下相互
間を接続する配線が設けられている半導体装置によって
解決される。
例えば、上記半導体チップを接着する接着剤を有機樹脂
とし、上記表出させた半導体チップの表面配線を多結晶
シリコンとし、且つ、上記半導体チップの表面配線の上
下相互を接続する配線をアルミニウム、またはアルミニ
ウム合金として、上記構造の半導体装置を構成する。
[作用] 即ち、本発明は複数の半導体チップを接着剤によって接
着して積み上げる。且つ、半導体チップを上層になるほ
ど小さくして、チップの四方周囲又は二側面に表面の配
線を露出させ、かくして複数のチップの側面を階段状と
して、階段状部分に複数の半導体チ・ノブの表面配線相
互間を接続する配線を設ける。
このような構造は、階段状の一側面を電極材料に対向さ
せて、蒸着又はスパッタして被着し、更に、同様の状態
で露光して、階段面に断線の心配のない配線を形成する
ことができる。
従って、本発明にかかる半導体装置は著しく高密度化で
きて、パッケージも小型化し、集積度が向上する。
[実施例] 以下9図面を参照して実施例によって詳細に説明する。
第1図は本発明にかかる半導体装置の一実施例として、
セラミックパッケージ形式の半導体装置の断面図を示し
ており、本例は3個のチップ3a。
3b、 3cを積層してあり、下層のチ・ノブ3aが最
も大きく、上層のチップ3cが最も小さくて、中央のチ
ップ3bがその中間の大きさである。
チップ3cとチップ3bとはエポキシ樹脂4で接着して
おり、同様に、チップ3bとチップ3aともエポキシ樹
脂4で接着しである。この接着は常温で行なえるから、
チップ内のIC特性を変動させる心配がなく、極めて好
都合である。
かくして、側面をジグザグの階段状に作成しているが、
上層に接着したチップよりはみ出たチ・ノブ表面には、
カバー絶縁膜を除去して配線を露出させており、そのチ
ップ表面の配線を上下接続配線5によって、階段状の側
面で結線している。このような結線は後記するように、
容易に形成することができる。
かように積層した3層チップを、エポキシ樹脂6でセラ
ミックパッケージ10に接着し、下層のチップ3aとパ
ッケージとをワイヤー11でボンディングして結線する
このような構造にすれば、複数のチップを積層してもパ
ッケージは余り大きくならず、非常に高集積化、高密度
化することができる。例えば、上記の3個のチップを積
層すると、その厚みは0.5額X3([1il=1.5
n+程度となる。従って、10個のチップを積層しても
、端々0.5flX10個=5tm位である。ここに、
厚み0.5fiは0.2〜0.3fiのチップ厚に接着
樹脂を加えた厚みである。
第2図は積層した複数のチ・ノブの部分斜視図を示して
おり、7は露出させた多結晶シリコンからなるチップ表
面の配線、5はアルミニウムからなるチップ側面の上下
接続配線である。このように、チップ表面に露出させる
配線材料と、チップ側面の上下接続配線材料とは異なる
材料にする。そうすれば、側面配線をチップ表面の配線
とは無関係にパターンニングできるからである。
次に、チップ側面の配線方法を説明すると、まず、絶縁
カバー膜を除去して、チップ表面の多結晶シリコン配線
7を露出させ、そのような複数のチップをエポキシ樹脂
4で所要個数すべて接着した後、その側面を蒸着材に対
向させて、膜厚1μm程度のアルミニウムを蒸着させる
。次いで、その上にレジスト膜を塗布して露光し、レジ
スト膜パターン12(第3図参照)を形成する。この場
合も、複数チップの側面をマスク、光源に対向させて行
なう。第3図は複数のチップに上下接続配線を形成する
ための、蒸着方向、露光方向を示しており、矢印がその
方向である。次いで、レジスト膜パターンをマスクにし
て、余分のアルミニウムを燐酸でエツチング除去しく多
結晶シリコンはエツチングされない)、側面の接続配線
が仕上げられる。
この時、チップ表面に設ける多結晶シリコン配線7は微
細に形成されるが、この側面には十分の面積余裕を取り
、作成するアルミニウム配線5を幅広く、且つ、広い間
隙にして、例えば幅100μm。
間隙11程度の配線パターンを形成する。そうすれば、
上記したように凹凸の多い階段状の面にも断線の恐れの
ないパターンが形成される。そのため、本発明は容易に
実施が可能な実装構造となる。
次に、第4図は本発明にかかる他の実施例として、プラ
スチックモールド形式の半導体装置の断面図を示してお
り、13はリードフレーム、14はモールド(点線で示
す)で、このようなモールド形式はも勿論可能である。
なお、本発明にかかる構造の半導体装置は、最下層のチ
ップと最上層のチップとに熱発生量の多い素子1回路を
構成し、熱放散の向上を図る。例えば、メモリICでは
、その最下層のチップと最上層のチップとに、発熱量の
多い周辺回路を設ける構成にするものである。
[発明の効果] 以上の説明から明らかなように、本発明によれば極めて
高集積化された実装構造のLSI、VLSlが得られ、
回路性能を向上する効果の大きいものである。
【図面の簡単な説明】
第1図および第4図は本発明にかかる半導体装置の断面
図、 第2図はその部分斜視図、 第3図はその形成方法において、上下接続配線を形成す
るための、蒸着方向、露光方向を示す図、第5図は従来
の高集積化半導体装置の斜視図である。 図において、 1は従来のパッケージ、2は従来のチップ、3a、 3
b、 3cは積層するチップ、4は積層されるチップ間
を接着するためのエポキシ樹脂、 5はアルミニウムからなる上下接続配線、6はパッケー
ジにチップを接着するためのエポキシ樹脂、 7はチップ表面の多結晶シリコン配線、10はパンケー
ジ、   11はワイヤー、12ハレジスト膜パターン
13はリードフレーム、14はモールド を示している。 第1図

Claims (2)

    【特許請求の範囲】
  1. (1)複数の半導体チップを順次に接着して積層し、且
    つ、上層に積層する半導体チップになるほど小型化して
    、該半導体チップの表面周囲に配線を表出させ、該複数
    の半導体チップ側面を階段状として、該階段状部分に前
    記表出させた半導体チップの表面配線の上下相互間を接
    続する配線が設けられていることを特徴とする半導体装
    置。
  2. (2)上記半導体チップを接着する接着剤を有機樹脂と
    し、上記表出させた半導体チップの表面配線を多結晶シ
    リコンとし、且つ、上記半導体チップの表面配線の上下
    相互を接続する配線をアルミニウム、またはアルミニウ
    ム合金としたことを特徴とする特許請求の範囲第1項記
    載の半導体装置。
JP59236483A 1984-11-08 1984-11-08 半導体装置 Granted JPS61113252A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59236483A JPS61113252A (ja) 1984-11-08 1984-11-08 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59236483A JPS61113252A (ja) 1984-11-08 1984-11-08 半導体装置

Publications (2)

Publication Number Publication Date
JPS61113252A true JPS61113252A (ja) 1986-05-31
JPH0544829B2 JPH0544829B2 (ja) 1993-07-07

Family

ID=17001395

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59236483A Granted JPS61113252A (ja) 1984-11-08 1984-11-08 半導体装置

Country Status (1)

Country Link
JP (1) JPS61113252A (ja)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990061323A (ko) * 1997-12-31 1999-07-26 윤종용 반도체 패키지
US6098278A (en) * 1994-06-23 2000-08-08 Cubic Memory, Inc. Method for forming conductive epoxy flip-chip on chip
JP2004165188A (ja) * 2002-11-08 2004-06-10 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
JP2008053755A (ja) * 2007-11-09 2008-03-06 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
JP2009194294A (ja) * 2008-02-18 2009-08-27 Toshiba Corp 積層型半導体装置
US7595222B2 (en) 2001-07-04 2009-09-29 Panasonic Corporation Semiconductor device and manufacturing method thereof
JP2010067732A (ja) * 2008-09-10 2010-03-25 Konica Minolta Holdings Inc 配線形成方法
JP2010232702A (ja) * 2010-07-20 2010-10-14 Toshiba Corp 積層型半導体装置
JP2010534949A (ja) * 2007-07-31 2010-11-11 シーメンス アクチエンゲゼルシヤフト 電子モジュールの製造方法、および電子モジュール

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6098278A (en) * 1994-06-23 2000-08-08 Cubic Memory, Inc. Method for forming conductive epoxy flip-chip on chip
KR19990061323A (ko) * 1997-12-31 1999-07-26 윤종용 반도체 패키지
US7595222B2 (en) 2001-07-04 2009-09-29 Panasonic Corporation Semiconductor device and manufacturing method thereof
JP2004165188A (ja) * 2002-11-08 2004-06-10 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
US7227243B2 (en) 2002-11-08 2007-06-05 Oki Electric Industry Co., Ltd. Semiconductor device
JP2010534949A (ja) * 2007-07-31 2010-11-11 シーメンス アクチエンゲゼルシヤフト 電子モジュールの製造方法、および電子モジュール
JP2008053755A (ja) * 2007-11-09 2008-03-06 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
JP4597182B2 (ja) * 2007-11-09 2010-12-15 Okiセミコンダクタ株式会社 半導体装置及びその製造方法
JP2009194294A (ja) * 2008-02-18 2009-08-27 Toshiba Corp 積層型半導体装置
JP2010067732A (ja) * 2008-09-10 2010-03-25 Konica Minolta Holdings Inc 配線形成方法
JP2010232702A (ja) * 2010-07-20 2010-10-14 Toshiba Corp 積層型半導体装置

Also Published As

Publication number Publication date
JPH0544829B2 (ja) 1993-07-07

Similar Documents

Publication Publication Date Title
US7545047B2 (en) Semiconductor device with a wiring substrate and method for producing the same
US5019943A (en) High density chip stack having a zigzag-shaped face which accommodates connections between chips
KR100393102B1 (ko) 스택형 반도체패키지
JP3229206B2 (ja) マルチチップ・スタック用の導電性モノリシックl接続を備えたエンドキャップ・チップおよびその製造方法
US6818998B2 (en) Stacked chip package having upper chip provided with trenches and method of manufacturing the same
US20120268899A1 (en) Reinforced fan-out wafer-level package
JPH0831560B2 (ja) 回路パツケージ・アセンブリ
KR20080091980A (ko) 칩 스택 패키지 및 그 제조방법
JP2003168758A (ja) 半導体装置
JPH09232508A (ja) パターン金属層と絶縁層を積層してなるリードフレームを用いたマルチチップパッケージ
US20120299199A1 (en) Stacked wafer level package having a reduced size
TW201919169A (zh) 晶片封裝方法
KR20150084929A (ko) 열적 및 전기적 전도성 언더필을 구비한 마이크로전자 어셈블리
JPS61113252A (ja) 半導体装置
US7906838B2 (en) Electronic component package and method of manufacturing same
JP2000124354A (ja) チップサイズパッケージ及びその製造方法
TW202230711A (zh) 半導體封裝
JPH0575014A (ja) 半導体チツプの実装構造
JPS61287133A (ja) 半導体装置の製造方法
US20120299169A1 (en) Stacked wafer level package having a reduced size
JP4183070B2 (ja) マルチチップモジュール
KR100743653B1 (ko) 적층 반도체 패키지 및 그 제조 방법
JP3032692B2 (ja) 三次元実装モジュール及びその製造方法
JP3418759B2 (ja) 半導体パッケージ
JPS5893268A (ja) 光結合集積回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees