JPS61101866A - 二重化プロセツサにおける起動制御方式 - Google Patents

二重化プロセツサにおける起動制御方式

Info

Publication number
JPS61101866A
JPS61101866A JP59223243A JP22324384A JPS61101866A JP S61101866 A JPS61101866 A JP S61101866A JP 59223243 A JP59223243 A JP 59223243A JP 22324384 A JP22324384 A JP 22324384A JP S61101866 A JPS61101866 A JP S61101866A
Authority
JP
Japan
Prior art keywords
processor
processors
reset
register
halt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59223243A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0149984B2 (enrdf_load_stackoverflow
Inventor
Noboru Ita
板　昇
Shigeru Mitsugi
身次　茂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panafacom Ltd
Original Assignee
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panafacom Ltd filed Critical Panafacom Ltd
Priority to JP59223243A priority Critical patent/JPS61101866A/ja
Publication of JPS61101866A publication Critical patent/JPS61101866A/ja
Publication of JPH0149984B2 publication Critical patent/JPH0149984B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP59223243A 1984-10-24 1984-10-24 二重化プロセツサにおける起動制御方式 Granted JPS61101866A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59223243A JPS61101866A (ja) 1984-10-24 1984-10-24 二重化プロセツサにおける起動制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59223243A JPS61101866A (ja) 1984-10-24 1984-10-24 二重化プロセツサにおける起動制御方式

Publications (2)

Publication Number Publication Date
JPS61101866A true JPS61101866A (ja) 1986-05-20
JPH0149984B2 JPH0149984B2 (enrdf_load_stackoverflow) 1989-10-26

Family

ID=16795038

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59223243A Granted JPS61101866A (ja) 1984-10-24 1984-10-24 二重化プロセツサにおける起動制御方式

Country Status (1)

Country Link
JP (1) JPS61101866A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6364115A (ja) * 1986-09-04 1988-03-22 Matsushita Commun Ind Co Ltd ネツトワ−クシステム立上げ方式
JP2003085153A (ja) * 2001-09-13 2003-03-20 Mitsubishi Electric Corp 制御レジスタ及びプロセッサ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6364115A (ja) * 1986-09-04 1988-03-22 Matsushita Commun Ind Co Ltd ネツトワ−クシステム立上げ方式
JP2003085153A (ja) * 2001-09-13 2003-03-20 Mitsubishi Electric Corp 制御レジスタ及びプロセッサ

Also Published As

Publication number Publication date
JPH0149984B2 (enrdf_load_stackoverflow) 1989-10-26

Similar Documents

Publication Publication Date Title
JPH0221018B2 (enrdf_load_stackoverflow)
US5361348A (en) Debug circuit of a signal processor
CN111381894B (zh) 一种复杂分时操作系统启动时从系统快速启动并同时工作的实现方法
JP2655615B2 (ja) 情報処理装置
JPH04133102A (ja) プログラマブル・コントローラ及びその制御方法
JPS61101866A (ja) 二重化プロセツサにおける起動制御方式
US6418540B1 (en) State transfer with throw-away thread
JPH0552535B2 (enrdf_load_stackoverflow)
JPS61101865A (ja) マルチマイクロプロセツサシステム
JPS5913785B2 (ja) 情報処理装置
JPS6248871B2 (enrdf_load_stackoverflow)
JPS62108335A (ja) 入出力動作制御方式
JPH086616A (ja) プログラマブルコントローラ
JPS5831465A (ja) プロセツサ制御方式
JPS58225469A (ja) マルチプロセツサ制御方式
JPS5914063A (ja) マイクロコンピユ−タのスタ−トアツプ方式
JPS61184644A (ja) 仮想計算機システム制御方式
JPS6249463A (ja) 入出力制御装置のパツチ方式
JPS62293372A (ja) マスタスレ−ブプロセツサ
JPS6020771B2 (ja) マイクロ診断方式
JPH10307612A (ja) 複数のプロセッサを有するプログラマブルコントローラ
JPH01217535A (ja) 付加プロセツサユニツトの制御方法
JPS63298657A (ja) Ｉｐｌ方式
JPS6160135A (ja) 割込制御装置
JPS62256136A (ja) マイクロプロセツサ制御型情報処理装置