JPS6094791A - Printed circuit board - Google Patents

Printed circuit board

Info

Publication number
JPS6094791A
JPS6094791A JP20231383A JP20231383A JPS6094791A JP S6094791 A JPS6094791 A JP S6094791A JP 20231383 A JP20231383 A JP 20231383A JP 20231383 A JP20231383 A JP 20231383A JP S6094791 A JPS6094791 A JP S6094791A
Authority
JP
Japan
Prior art keywords
printed wiring
wiring board
lands
circuit board
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20231383A
Other languages
Japanese (ja)
Inventor
小沢 佳司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP20231383A priority Critical patent/JPS6094791A/en
Publication of JPS6094791A publication Critical patent/JPS6094791A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔発明の技術分野〕 本発明は、フラットパッケージ(FP)型■Cのリード
が挿着される印刷配線板のランドの配置を改良した印刷
配線板に関する。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a printed wiring board in which the land arrangement of the printed wiring board into which leads of a flat package (FP) type ■C are inserted is improved.

〔発明の技術的背景及とひその問題点〕従来、FP型I
Cを搭載した印刷配線板としでは、第1図(a)、(b
)に示すものが知られている。
[Technical background of the invention and its problems] Conventionally, FP type I
As for printed wiring boards equipped with C, Figures 1 (a) and (b)
) are known.

図中の1は、絶縁性の印刷配線基板である。この基板1
上には、FP型ICのリードが半田付けされる巾0.5
鶴の導電・母ターン2・・・が複数個2列に形成されて
いる。なお、導′屯ツクターン2゜2間のピッチ(d)
は1.277Mである。また、前記基板1上には、図示
しないが複数の配線/4’ターンが形成されている。
1 in the figure is an insulating printed wiring board. This board 1
On the top, there is a width of 0.5 to which the FP type IC leads are soldered.
A plurality of conductive/mother turns 2 of cranes are formed in two rows. In addition, the pitch (d) between the two conductor turns 2゜2
is 1.277M. Further, although not shown, a plurality of wiring lines/4' turns are formed on the substrate 1.

こうした構造の印刷配線板にF’P型ICを搭載すると
きは、FI’型IC3のリード4・・・を印刷配線基板
1上の#電・やターン2・・・に夫々半田付けして固定
することにより行なう。なお、同図(blにおいて、リ
ード4の図示を省略している。
When mounting an F'P type IC on a printed wiring board with such a structure, solder the leads 4 of the FI' type IC 3 to the # terminals and turns 2 on the printed wiring board 1, respectively. This is done by fixing it. In addition, in the same figure (bl), illustration of the lead 4 is omitted.

しかしながら、前述した印刷配線板によれば、以下に示
す欠点を有していた。
However, the above-described printed wiring board had the following drawbacks.

■ リード4・・・を導電パターン2・・・に接続する
ための半田付は工数を必要とし、作業性の低下をもたら
す。
■ Soldering for connecting the leads 4 to the conductive patterns 2 requires a lot of man-hours, resulting in a decrease in work efficiency.

■ 導体)ぐターン2.2のピッチ+(+1カ1.27
鶴と小さいため、半田付けの際ブリッジが発生する。ま
た、同様の理由から、導体)J?ターン2・・・間に配
線を走らせることができず、速い回路動作を必要とする
機種には適さないとともに、高密度設計品には不向きで
ある。
■ Pitch of conductor) turn 2.2 + (+1 force 1.27
Due to its small size, bridges occur during soldering. Also, for the same reason, conductor) J? Turn 2: It is not possible to run wiring between turns, making it unsuitable for models that require fast circuit operation, and also unsuitable for high-density designed products.

このようなことから、第2図(a)、(blに示すよう
な印刷配線板が提案されている。この印刷配線板は、印
刷配線基板1にFT’型■C3のIJ−ド4・・・を挿
着丁べきランド5・・・を千鳥状に近接して設けられて
いる。これらランド5・・・の大きさは1.40又は1
.4φであり、最も近接する2ケのランド5.5間の列
方向の距離(d、)は1.27iflで、列方向に直交
する方向の距離(dりは1.27Mである。また、t’
+iJ !i;基板1上には、配線パターン6・・・が
設けられている。しかるに、第2図の印刷配線板によれ
ば、印刷配線基板2にランド5・・・が千鳥状に設けら
れているため、前述した半田付の工数及び半田付けの際
のブリッジの問題点を解消できる。しかしながら、ラン
ド5・・・間に配線ツヤターン6・・・を走らすには至
らず、速い動作回路を必要とする機種に適さないととも
に、高密度設計には不向きである。
For this reason, a printed wiring board as shown in FIGS. Lands 5 for inserting... are provided close to each other in a staggered manner.The size of these lands 5 is 1.40 or 1.
.. 4φ, the distance (d,) in the column direction between the two closest lands 5.5 is 1.27ifl, and the distance in the direction perpendicular to the column direction (d is 1.27M. t'
+iJ! i; Wiring patterns 6 are provided on the substrate 1. However, according to the printed wiring board shown in FIG. 2, the lands 5 are provided in a staggered manner on the printed wiring board 2, so that the above-mentioned man-hours for soldering and problems with bridges during soldering can be avoided. It can be resolved. However, it is not possible to run the wiring glossy turns 6 between the lands 5, so that it is not suitable for a model that requires a fast operating circuit, and is not suitable for high-density design.

〔発明の目的〕[Purpose of the invention]

本発明は上記事情に鑑みてなされたもので、半田付の工
数、ブリッジの問題点を解消することは勿論のこと、速
い動作回路を要する機種にも適しかつ高密度設計をなし
得る印刷配線板を提供することを目的とするものである
The present invention has been made in view of the above circumstances, and it not only solves the problems of soldering man-hours and bridges, but also enables a printed wiring board that is suitable for models that require fast operating circuits and can be designed with high density. The purpose is to provide the following.

〔発明の概要〕[Summary of the invention]

本発明は、ランドを印刷配線基板に千鳥状でかつ夫々の
間隔が配線パターン間隔より大きく設けることによって
、前述した目的を達成することを骨子とするものである
The gist of the present invention is to achieve the above-mentioned object by providing lands on a printed wiring board in a staggered manner and at intervals larger than the intervals between wiring patterns.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第3図(a)、(b)を参照
して説明する。 ′ 図中の11は、絶縁性の印刷配線基板である。
An embodiment of the present invention will be described below with reference to FIGS. 3(a) and 3(b). ' 11 in the figure is an insulating printed wiring board.

この基板11には、FP型IC12のリード13・・・
を挿着するための複数のランド14・・・が千鳥状に設
けられている。これらランド14・・・の径は、例えば
140又は1.4φである。また、最も近接する2ケの
ランド14.14の列方向の間隔(D、)は2.54M
であり、列方向と直交する方向の間隔(D、)は1.2
77−である。
This board 11 has leads 13 of the FP type IC 12...
A plurality of lands 14 for inserting and attaching are provided in a staggered manner. The diameter of these lands 14 is, for example, 140 or 1.4φ. Also, the spacing (D,) in the column direction of the two closest lands 14.14 is 2.54M.
and the interval (D,) in the direction perpendicular to the column direction is 1.2
It is 77-.

前記基板11・・・上には、中0.5 amの配線パタ
ーン15・・・が前記ランド14・・・間を止るように
形成されている。
On the substrate 11, a wiring pattern 15 with a diameter of 0.5 am is formed so as to stop between the lands 14.

しかして、本発明によれば、ランド14・・・が印刷配
線基板11に千鳥状でかつ夫々の間隔が配線パターン1
5・・・の幅より大きくなるように設けられているため
、ランド14・・・間にも配線パターン15・・・を走
らせることができる。従って、左側から右側あるいはこ
の逆へのノRターンを短距離で走らせることができ、も
ってスピードを必要とする機種に適すとともに、高密度
設計も可能となる。
According to the present invention, the lands 14 are arranged in a staggered manner on the printed wiring board 11, and the intervals between the lands 14 are the same as that of the wiring pattern 1.
Since the width of the lands 14 is larger than the width of the lands 14, the wiring patterns 15 can be run between the lands 14. Therefore, it is possible to run a R-turn from the left side to the right side or vice versa in a short distance, making it suitable for models that require speed and also enabling high-density design.

また、前記と同様の理由から半Ill付けの工数を第1
図の印刷配線板と比べ減少して作業性を向上でき、かつ
半田付けの際のブリッジの発生を阻止することは勿論の
ことである。
Also, for the same reason as above, the number of man-hours for half-Ill attachment is
It goes without saying that the number is reduced compared to the printed wiring board shown in the figure, improving workability and preventing the occurrence of bridges during soldering.

〔発明の効果〕〔Effect of the invention〕

以上詳述した如く、本発明によれば、作業性を向上する
とともにブリッジの発生を防止し、更にスピードを要す
る機種に適しかつ高密度設計をなし得る印刷配線板を提
供できるものである。
As described in detail above, according to the present invention, it is possible to provide a printed wiring board that improves workability, prevents the occurrence of bridges, is suitable for models that require speed, and is capable of high-density design.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(a)は従来の印刷配線板の正面図、同図(b)
は同図(a)の平面図、第2図(alは従来の改良され
た印刷配線板の正面図、同図(b)は同図(a)の平面
図、第3図(alは本発明の一実施例に係る印刷配線板
の正面図、同図(b)は同図(alの平面図である。 Jl・・・印刷配線基板、12・・・FP型IC113
゛°°リード、14°°°ランド、15・・・配線)ぐ
ターン。 出願人代理人 弁理士 鈴 圧式 彦 第1図 3 (a) 第21ツ1 】 31閃 2
Figure 1 (a) is a front view of a conventional printed wiring board, and Figure 1 (b) is a front view of a conventional printed wiring board.
are the plan views of figure (a), figure 2 (al is the front view of the conventional improved printed wiring board, figure (b) is the plane view of figure (a), A front view of a printed wiring board according to an embodiment of the invention, FIG.
゛°°lead, 14°°land, 15... wiring) turn. Applicant's agent Patent attorney Hiko Rin Ushiki Figure 1 3 (a) 21st 1 ] 31 Sen 2

Claims (1)

【特許請求の範囲】[Claims] フラットパッケージ型ICを搭載する印刷配線基板と、
この基板に設けられた前記ICのリードを挿着するラン
ドと、同基板上に設けられた配線・ぐターンとを具備す
る印刷配線板において、ランドが千鳥状でかつ夫々の間
隔が配線ノ4ターンの幅より太き、く設けられているこ
とを特徴とする印刷配線板。
A printed wiring board equipped with a flat package IC,
In this printed wiring board, the lands are provided in a staggered pattern and the intervals between the lands are 4 times the width of the wiring. A printed wiring board characterized in that the turns are thicker and wider than the width of the turns.
JP20231383A 1983-10-28 1983-10-28 Printed circuit board Pending JPS6094791A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20231383A JPS6094791A (en) 1983-10-28 1983-10-28 Printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20231383A JPS6094791A (en) 1983-10-28 1983-10-28 Printed circuit board

Publications (1)

Publication Number Publication Date
JPS6094791A true JPS6094791A (en) 1985-05-27

Family

ID=16455474

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20231383A Pending JPS6094791A (en) 1983-10-28 1983-10-28 Printed circuit board

Country Status (1)

Country Link
JP (1) JPS6094791A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02241084A (en) * 1989-03-15 1990-09-25 Matsushita Electric Ind Co Ltd Electronic part mounting process and electronic part

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5110765A (en) * 1974-07-16 1976-01-28 Canon Kk SHUSEKI KAIROBUHIN
JPS5810359B2 (en) * 1979-03-23 1983-02-25 西原 忠 Automatic anti-reverse braking device for winch winding drum
JPS5942050B2 (en) * 1981-03-31 1984-10-12 株式会社豊田中央研究所 Cooling method during solution heat treatment of stainless steel materials

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5110765A (en) * 1974-07-16 1976-01-28 Canon Kk SHUSEKI KAIROBUHIN
JPS5810359B2 (en) * 1979-03-23 1983-02-25 西原 忠 Automatic anti-reverse braking device for winch winding drum
JPS5942050B2 (en) * 1981-03-31 1984-10-12 株式会社豊田中央研究所 Cooling method during solution heat treatment of stainless steel materials

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02241084A (en) * 1989-03-15 1990-09-25 Matsushita Electric Ind Co Ltd Electronic part mounting process and electronic part

Similar Documents

Publication Publication Date Title
JPS62136098A (en) High density wiring board
JPS594873B2 (en) printed wiring board
JPS6094791A (en) Printed circuit board
JPS61174656A (en) Integrated circuit device
JPH0410710Y2 (en)
JPS6057999A (en) Multilayer circuit board
JPS6286894A (en) Printed wiring board
JPS5939964U (en) wiring board
JPH04245465A (en) Electronic parts and its soldering method
JPS5821196Y2 (en) printed wiring board
JPS5987892A (en) Printed circuit board
JPS6163082A (en) Flat package type ic mounting substrate
JPS5951589A (en) Printed board
JPS62219996A (en) Method of mounting electronic parts
JPS6155874A (en) Connector for high density mounting board
JPS59161892A (en) Pattern circuit board
JPS62230084A (en) Printed wiring board
JPS6030565U (en) printed wiring board
JPS6126286A (en) Cirucit mounting part
JPS5852895A (en) Printed circuit board
JPS5999475U (en) Soldering structure of electronic components
JPS6127264U (en) printed wiring board
JPS63131592A (en) Wiring board
JPS58135975U (en) printed wiring board
JPS5956770U (en) printed circuit wiring board