JPS6086655A - マイクロプロセツサの並列接続方法 - Google Patents
マイクロプロセツサの並列接続方法Info
- Publication number
- JPS6086655A JPS6086655A JP58194851A JP19485183A JPS6086655A JP S6086655 A JPS6086655 A JP S6086655A JP 58194851 A JP58194851 A JP 58194851A JP 19485183 A JP19485183 A JP 19485183A JP S6086655 A JPS6086655 A JP S6086655A
- Authority
- JP
- Japan
- Prior art keywords
- input
- signal line
- data
- key
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Input From Keyboards Or The Like (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58194851A JPS6086655A (ja) | 1983-10-17 | 1983-10-17 | マイクロプロセツサの並列接続方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58194851A JPS6086655A (ja) | 1983-10-17 | 1983-10-17 | マイクロプロセツサの並列接続方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6086655A true JPS6086655A (ja) | 1985-05-16 |
| JPH0120461B2 JPH0120461B2 (enExample) | 1989-04-17 |
Family
ID=16331333
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58194851A Granted JPS6086655A (ja) | 1983-10-17 | 1983-10-17 | マイクロプロセツサの並列接続方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6086655A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8230130B2 (en) | 2009-10-29 | 2012-07-24 | Sanyo Electric Co., Ltd. | Input device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5126421A (enExample) * | 1974-08-29 | 1976-03-04 | Tokyo Shibaura Electric Co | |
| JPS5184523A (en) * | 1974-12-20 | 1976-07-23 | Olympia Werke Ag | Deetashorisochono deetanyushutsuryokukairo |
| JPS51114023A (en) * | 1975-03-31 | 1976-10-07 | Sharp Corp | A control unit for in and output signals |
-
1983
- 1983-10-17 JP JP58194851A patent/JPS6086655A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5126421A (enExample) * | 1974-08-29 | 1976-03-04 | Tokyo Shibaura Electric Co | |
| JPS5184523A (en) * | 1974-12-20 | 1976-07-23 | Olympia Werke Ag | Deetashorisochono deetanyushutsuryokukairo |
| JPS51114023A (en) * | 1975-03-31 | 1976-10-07 | Sharp Corp | A control unit for in and output signals |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8230130B2 (en) | 2009-10-29 | 2012-07-24 | Sanyo Electric Co., Ltd. | Input device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0120461B2 (enExample) | 1989-04-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1184311A (en) | Peripheral interface adapter circuit for use in i/o controller card having multiple modes of operation | |
| EP0428330A2 (en) | Computer interface circuit | |
| CA1225749A (en) | Data processing system with a plurality of processors accessing a common bus to interleaved storage | |
| US4688171A (en) | Serial bus for master/slave computer system | |
| US4417303A (en) | Multi-processor data communication bus structure | |
| US5847659A (en) | Electronic wiring system using automatic cyclic, communication means | |
| US4488220A (en) | Circuit arrangement for inputting control signals into a microcomputer system | |
| US4244018A (en) | Interlock control of asynchronous data transmission between a host processor and a plurality of microprocessors through a common buffer | |
| US5170473A (en) | Communication command control system between cpus | |
| WO1989011697A1 (fr) | Circuit declenche par interruption pour bus multi-maitres | |
| JPS6086655A (ja) | マイクロプロセツサの並列接続方法 | |
| JPS634209B2 (enExample) | ||
| JPH02226419A (ja) | データ配列変換制御方式 | |
| GB2119977A (en) | Microcomputer systems | |
| JPH06230806A (ja) | プログラマブルコントローラのリモートi/oシステム | |
| JP2503434B2 (ja) | 工程管理装置 | |
| KR0151687B1 (ko) | 8n 비트 데이타 전달 장치 | |
| JPS60167547A (ja) | 信号伝送装置 | |
| JP2663713B2 (ja) | バス接続装置 | |
| JPH01305458A (ja) | パラレルインタフエースデータ転送方式 | |
| JPH0310356A (ja) | データ転送装置 | |
| JPS59221131A (ja) | デ−タ伝送ステ−シヨン | |
| JPH03127204A (ja) | プログラマブルコントローラと入出力装置の間の通信方法 | |
| JPS62271033A (ja) | デ−タ転送処理装置 | |
| JPS63293646A (ja) | 半導体集積回路 |