JPS6084657A - デ−タ転送要求スタックのバイパス制御方式 - Google Patents

デ−タ転送要求スタックのバイパス制御方式

Info

Publication number
JPS6084657A
JPS6084657A JP17562983A JP17562983A JPS6084657A JP S6084657 A JPS6084657 A JP S6084657A JP 17562983 A JP17562983 A JP 17562983A JP 17562983 A JP17562983 A JP 17562983A JP S6084657 A JPS6084657 A JP S6084657A
Authority
JP
Japan
Prior art keywords
stack
bus
input
data transfer
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17562983A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6248262B2 (enrdf_load_stackoverflow
Inventor
Osamu Katakura
片倉 修
Akihiro Ichijo
一条 昭博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Panafacom Ltd
Original Assignee
Fujitsu Ltd
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Panafacom Ltd filed Critical Fujitsu Ltd
Priority to JP17562983A priority Critical patent/JPS6084657A/ja
Publication of JPS6084657A publication Critical patent/JPS6084657A/ja
Publication of JPS6248262B2 publication Critical patent/JPS6248262B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP17562983A 1983-09-21 1983-09-21 デ−タ転送要求スタックのバイパス制御方式 Granted JPS6084657A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17562983A JPS6084657A (ja) 1983-09-21 1983-09-21 デ−タ転送要求スタックのバイパス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17562983A JPS6084657A (ja) 1983-09-21 1983-09-21 デ−タ転送要求スタックのバイパス制御方式

Publications (2)

Publication Number Publication Date
JPS6084657A true JPS6084657A (ja) 1985-05-14
JPS6248262B2 JPS6248262B2 (enrdf_load_stackoverflow) 1987-10-13

Family

ID=15999419

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17562983A Granted JPS6084657A (ja) 1983-09-21 1983-09-21 デ−タ転送要求スタックのバイパス制御方式

Country Status (1)

Country Link
JP (1) JPS6084657A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6248262B2 (enrdf_load_stackoverflow) 1987-10-13

Similar Documents

Publication Publication Date Title
JPS60160463A (ja) プロセツサシステム
WO1983000576A1 (en) Extended addressing apparatus and method for direct storage access devices
CA2478570A1 (en) Data processing apparatus and system and method for controlling memory access
EP0479702A2 (en) System for transferring data between buses, using direct memory access devices
US5265228A (en) Apparatus for transfer of data units between buses
JPS6084657A (ja) デ−タ転送要求スタックのバイパス制御方式
US6289403B1 (en) Method and arrangement for controlling a data transmission
JPS58168129A (ja) バス結合方式
US5113513A (en) Apparatus and method for loading a program in an external storage device connected to one bus into a memory connected to a different bus
JPS5896363A (ja) デ−タ転送制御方式
JPH05158859A (ja) 情報処理装置
JPS6368957A (ja) 情報処理装置におけるデ−タ転送方式
JP3293838B2 (ja) データ転送方式
US20050071576A1 (en) Data processing apparatus and system and method for controlling memory access
JPH01142962A (ja) データ転送制御方式
JPS6248260B2 (enrdf_load_stackoverflow)
JPS60136853A (ja) デ−タ転送方式
JPH03156551A (ja) Dmaコントローラ装置
JPH10341257A (ja) パケット処理装置
JPS6248261B2 (enrdf_load_stackoverflow)
JPS6383854A (ja) デ−タ転送回路
JPH02201559A (ja) 階層化メモリ制御装置
JPH04346150A (ja) データ転送処理システム
JPS648501B2 (enrdf_load_stackoverflow)
JPH01111252A (ja) データ転送制御方式