JPS6076736A - モリブデン層からの反射光低減法 - Google Patents

モリブデン層からの反射光低減法

Info

Publication number
JPS6076736A
JPS6076736A JP59166624A JP16662484A JPS6076736A JP S6076736 A JPS6076736 A JP S6076736A JP 59166624 A JP59166624 A JP 59166624A JP 16662484 A JP16662484 A JP 16662484A JP S6076736 A JPS6076736 A JP S6076736A
Authority
JP
Japan
Prior art keywords
layer
molybdenum
molybdenum nitride
nitride layer
reflected light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59166624A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0367260B2 (enrdf_load_stackoverflow
Inventor
マンジン・ジエローム・キム
デイル・マリウス・ブラウン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co
Original Assignee
General Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Co filed Critical General Electric Co
Publication of JPS6076736A publication Critical patent/JPS6076736A/ja
Publication of JPH0367260B2 publication Critical patent/JPH0367260B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
    • G03F7/091—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers characterised by antireflection means or light filtering or absorbing means, e.g. anti-halation, contrast enhancement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274—Photolithographic processes
    • H01L21/0276—Photolithographic processes using an anti-reflective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02247—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by nitridation, e.g. nitridation of the substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Architecture (AREA)
  • Structural Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP59166624A 1983-08-22 1984-08-10 モリブデン層からの反射光低減法 Granted JPS6076736A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US52509083A 1983-08-22 1983-08-22
US525090 2000-03-14

Publications (2)

Publication Number Publication Date
JPS6076736A true JPS6076736A (ja) 1985-05-01
JPH0367260B2 JPH0367260B2 (enrdf_load_stackoverflow) 1991-10-22

Family

ID=24091876

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59166624A Granted JPS6076736A (ja) 1983-08-22 1984-08-10 モリブデン層からの反射光低減法

Country Status (3)

Country Link
JP (1) JPS6076736A (enrdf_load_stackoverflow)
DE (1) DE3428564A1 (enrdf_load_stackoverflow)
GB (1) GB2145539B (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63316053A (ja) * 1987-04-24 1988-12-23 アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド 光の量を減じるための方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3534600A1 (de) * 1985-09-27 1987-04-02 Siemens Ag Integrierte schaltung mit elektrischen leiterbahnen und verfahren zu ihrer herstellung

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5593225A (en) * 1979-01-10 1980-07-15 Hitachi Ltd Forming method of minute pattern
GB2061615A (en) * 1979-10-25 1981-05-13 Gen Electric Composite conductors for integrated circuits

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63316053A (ja) * 1987-04-24 1988-12-23 アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド 光の量を減じるための方法

Also Published As

Publication number Publication date
GB8416974D0 (en) 1984-08-08
GB2145539B (en) 1986-08-28
DE3428564A1 (de) 1985-03-14
GB2145539A (en) 1985-03-27
JPH0367260B2 (enrdf_load_stackoverflow) 1991-10-22
DE3428564C2 (enrdf_load_stackoverflow) 1987-08-13

Similar Documents

Publication Publication Date Title
US4820611A (en) Titanium nitride as an antireflection coating on highly reflective layers for photolithography
JPS59153A (ja) プラズマエツチングに耐性を有するレジストマスクを形成する方法
JPS6074529A (ja) 写真食刻による集積回路のパタ−ン形成法
US7264908B2 (en) Photo mask blank and photo mask
JP3478067B2 (ja) ハーフトーン型位相シフトマスク及びハーフトーン型位相シフトマスク用ブランク
CN110651225A (zh) 光罩基底、转印用光罩的制造方法以及半导体设备的制造方法
JPH0466345B2 (enrdf_load_stackoverflow)
JPS6076736A (ja) モリブデン層からの反射光低減法
US6117618A (en) Carbonized antireflective coating produced by spin-on polymer material
JP3289606B2 (ja) ハーフトーン型位相シフトマスク用ブランク及びハーフトーン型位相シフトマスク
JP3185871B2 (ja) 半導体装置の製造方法
JPH08106152A (ja) フォトマスク及びその作製方法
JPH04125643A (ja) フォトマスクおよびフォトマスクブランク
EP0289174B1 (en) Antireflection coatings for use in photolithography
JPH05114558A (ja) 半導体装置の製造方法
JPH06110198A (ja) 基板表面の反射率低減方法
JP4209807B2 (ja) フォトマスクブランクおよびフォトマスク
US7014958B2 (en) Method for dry etching photomask material
JPH07281414A (ja) 位相シフトマスクブランク及び位相シフトマスクとその製造方法
US5888908A (en) Method for reducing reflectivity of a metal layer
JPH08248618A (ja) レチクル
JP2930971B2 (ja) パターン形成方法
JPH05114559A (ja) 半導体装置の製造方法
JPH06282065A (ja) エッジ強調型位相シフトマスクの製造方法
JPH10178018A (ja) 半導体装置の製造方法