JPS6074619A - 電子ビ−ム露光方法 - Google Patents

電子ビ−ム露光方法

Info

Publication number
JPS6074619A
JPS6074619A JP58182060A JP18206083A JPS6074619A JP S6074619 A JPS6074619 A JP S6074619A JP 58182060 A JP58182060 A JP 58182060A JP 18206083 A JP18206083 A JP 18206083A JP S6074619 A JPS6074619 A JP S6074619A
Authority
JP
Japan
Prior art keywords
electron beam
wafer
pattern
exposure
markers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58182060A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0325010B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Yasuda
洋 安田
Takayuki Miyazaki
宮崎　隆之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58182060A priority Critical patent/JPS6074619A/ja
Publication of JPS6074619A publication Critical patent/JPS6074619A/ja
Publication of JPH0325010B2 publication Critical patent/JPH0325010B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electron Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
JP58182060A 1983-09-30 1983-09-30 電子ビ−ム露光方法 Granted JPS6074619A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58182060A JPS6074619A (ja) 1983-09-30 1983-09-30 電子ビ−ム露光方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58182060A JPS6074619A (ja) 1983-09-30 1983-09-30 電子ビ−ム露光方法

Publications (2)

Publication Number Publication Date
JPS6074619A true JPS6074619A (ja) 1985-04-26
JPH0325010B2 JPH0325010B2 (enrdf_load_stackoverflow) 1991-04-04

Family

ID=16111641

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58182060A Granted JPS6074619A (ja) 1983-09-30 1983-09-30 電子ビ−ム露光方法

Country Status (1)

Country Link
JP (1) JPS6074619A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6233427A (ja) * 1985-08-06 1987-02-13 Fujitsu Ltd 電子ビ−ム露光方法
JPS63250817A (ja) * 1987-04-08 1988-10-18 Hitachi Ltd 電子線描画方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6233427A (ja) * 1985-08-06 1987-02-13 Fujitsu Ltd 電子ビ−ム露光方法
JPS63250817A (ja) * 1987-04-08 1988-10-18 Hitachi Ltd 電子線描画方法

Also Published As

Publication number Publication date
JPH0325010B2 (enrdf_load_stackoverflow) 1991-04-04

Similar Documents

Publication Publication Date Title
US6132910A (en) Method of implementing electron beam lithography using uniquely positioned alignment marks and a wafer with such alignment marks
JPH09148243A (ja) 半導体素子のオーバレイ検査方法
CN104635432B (zh) 用于电子束曝光的待曝光衬底及对准标记定位的方法
JP2000182934A (ja) 半導体ウエハの位置合わせ方法
EP0033138B1 (en) A method for correcting deflection distortions in an apparatus for charged particle lithography
WO2003046963A1 (fr) Procede et appareil d'exposition utilisant un masque de division complementaire, dispositif semi-conducteur et procede de realisation correspondant
EP0022329B1 (en) Electron beam exposure method
US6950187B2 (en) Method for determining rotational error portion of total misalignment error in a stepper
JPH0352210B2 (enrdf_load_stackoverflow)
JPS6074619A (ja) 電子ビ−ム露光方法
US6541283B1 (en) Method for determining magnification error portion of total misalignment error in a stepper
KR20090042460A (ko) 오정렬 가늠 마크를 이용한 정렬도 측정 방법
JPS6234134B2 (enrdf_load_stackoverflow)
JP2962273B2 (ja) 露光描画装置、露光描画方法及び露光描画処理プログラムを記録した記録媒体
EP0526039A1 (en) Method for exposing a pattern plate having an alignment pattern
JP3408106B2 (ja) 露光装置およびデバイス製造方法
JPS63250817A (ja) 電子線描画方法
JPH01136332A (ja) 電子線描画方法
JPH05158218A (ja) マスク基板および描画方法
JPS5885532A (ja) 電子ビ−ムによる位置決め方法
US7442474B2 (en) Reticle for determining rotational error
JPH11145047A (ja) 電子線描画用精度測定方法
JP3274959B2 (ja) 半導体露光装置
JPH0121616B2 (enrdf_load_stackoverflow)
JPH04255210A (ja) 位置合わせ方法