JPS6074032A - マイクロプログラム制御装置 - Google Patents
マイクロプログラム制御装置Info
- Publication number
- JPS6074032A JPS6074032A JP58182049A JP18204983A JPS6074032A JP S6074032 A JPS6074032 A JP S6074032A JP 58182049 A JP58182049 A JP 58182049A JP 18204983 A JP18204983 A JP 18204983A JP S6074032 A JPS6074032 A JP S6074032A
- Authority
- JP
- Japan
- Prior art keywords
- control
- branch
- memories
- control word
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/264—Microinstruction selection based on results of processing
- G06F9/267—Microinstruction selection based on results of processing by instruction selection on output of storage
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58182049A JPS6074032A (ja) | 1983-09-30 | 1983-09-30 | マイクロプログラム制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58182049A JPS6074032A (ja) | 1983-09-30 | 1983-09-30 | マイクロプログラム制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6074032A true JPS6074032A (ja) | 1985-04-26 |
| JPH0227688B2 JPH0227688B2 (cs) | 1990-06-19 |
Family
ID=16111440
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58182049A Granted JPS6074032A (ja) | 1983-09-30 | 1983-09-30 | マイクロプログラム制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6074032A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01102663A (ja) * | 1987-10-15 | 1989-04-20 | Fujitsu Ltd | 制御記憶装置 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4716045A (cs) * | 1971-01-25 | 1972-08-29 | ||
| JPS5370635A (en) * | 1976-12-06 | 1978-06-23 | Casio Comput Co Ltd | Information memory processor |
-
1983
- 1983-09-30 JP JP58182049A patent/JPS6074032A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4716045A (cs) * | 1971-01-25 | 1972-08-29 | ||
| JPS5370635A (en) * | 1976-12-06 | 1978-06-23 | Casio Comput Co Ltd | Information memory processor |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01102663A (ja) * | 1987-10-15 | 1989-04-20 | Fujitsu Ltd | 制御記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0227688B2 (cs) | 1990-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6584543B2 (en) | Reconfigurable memory with selectable error correction storage | |
| US4945512A (en) | High-speed partitioned set associative cache memory | |
| JPH0581935B2 (cs) | ||
| US4852100A (en) | Error detection and correction scheme for main storage unit | |
| US5606662A (en) | Auto DRAM parity enable/disable mechanism | |
| JPH0224752A (ja) | スマート・メモリ・カード | |
| EP1206739B1 (en) | Methods and apparatus for correcting soft errors in digital data | |
| US6507928B1 (en) | Processor cache system with parity protection and method of operation | |
| JPS58220299A (ja) | メモリ・システム | |
| CN116382958B (zh) | 一种内存错误的处理方法及计算设备 | |
| US4521872A (en) | Instruction storage | |
| JPS6074032A (ja) | マイクロプログラム制御装置 | |
| US5210758A (en) | Means and method for detecting and correcting microinstruction errors | |
| JPS6342294B2 (cs) | ||
| JP2013061887A (ja) | 故障位置判定回路、記憶装置、および情報処理装置 | |
| US7360132B1 (en) | System and method for memory chip kill | |
| JPS5939777B2 (ja) | 制御記憶装置 | |
| JPS60214043A (ja) | パイプライン制御回路 | |
| JPS60189553A (ja) | バッファメモリ制御方法 | |
| JPS58213349A (ja) | 情報処理装置 | |
| JPH03105630A (ja) | エラー訂正システム | |
| JPH0581059A (ja) | マルチプロセツサシステム | |
| JPH04332997A (ja) | 障害処理システム | |
| JPS6223899B2 (cs) | ||
| JPS61110247A (ja) | 記憶装置 |