JPS6072059A - デ−タ転送制御方式 - Google Patents
デ−タ転送制御方式Info
- Publication number
- JPS6072059A JPS6072059A JP58180005A JP18000583A JPS6072059A JP S6072059 A JPS6072059 A JP S6072059A JP 58180005 A JP58180005 A JP 58180005A JP 18000583 A JP18000583 A JP 18000583A JP S6072059 A JPS6072059 A JP S6072059A
- Authority
- JP
- Japan
- Prior art keywords
- data
- transfer
- command
- transferred
- data block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58180005A JPS6072059A (ja) | 1983-09-28 | 1983-09-28 | デ−タ転送制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58180005A JPS6072059A (ja) | 1983-09-28 | 1983-09-28 | デ−タ転送制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6072059A true JPS6072059A (ja) | 1985-04-24 |
| JPS6356574B2 JPS6356574B2 (cs) | 1988-11-08 |
Family
ID=16075786
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58180005A Granted JPS6072059A (ja) | 1983-09-28 | 1983-09-28 | デ−タ転送制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6072059A (cs) |
-
1983
- 1983-09-28 JP JP58180005A patent/JPS6072059A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6356574B2 (cs) | 1988-11-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR20040082022A (ko) | 정보기억장치 및 정보처리시스템 | |
| JP5216376B2 (ja) | リモートコピーシステム及び確認方法 | |
| JPS6072059A (ja) | デ−タ転送制御方式 | |
| WO2019000456A1 (zh) | 传输数据掩码的方法、内存控制器、内存芯片和计算机系统 | |
| US11442882B2 (en) | Bridge circuit for providing conversion between PCIe-NVMe protocol and NVMe-TCP protocol and computer system using the same | |
| US6487679B1 (en) | Error recovery mechanism for a high-performance interconnect | |
| JPH06236340A (ja) | データ転送方法及び転送装置 | |
| JP2009093225A (ja) | ストレージ制御装置、方法及びプログラム並びにストレージ装置 | |
| JP2000267951A (ja) | データ転送制御システムおよびデータ転送制御方法 | |
| JP2584903B2 (ja) | 外部装置制御方式 | |
| JP3262130B2 (ja) | 情報処理装置 | |
| JP2002304331A (ja) | 冗長パス制御装置及び方法 | |
| JP3228575B2 (ja) | データ通信方式 | |
| CN118778904A (zh) | 数据重删方法、装置、设备及介质 | |
| CN116189747A (zh) | 一种用于生成nand校验数据的xore模块配置系统及方法 | |
| CN116802735A (zh) | 一种数据处理方法及相关装置 | |
| CN117520240A (zh) | 在存储介质之间传输数据的方法及系统 | |
| CN113792049A (zh) | 保证原子性和顺序性的数据存储方法和装置 | |
| JPH0429101B2 (cs) | ||
| JPS5911927B2 (ja) | アドレス障害処理方式 | |
| JPH076117A (ja) | データ転送方式及びデータ転送装置 | |
| JPH04111034A (ja) | 計算機システムのコマンドチェイン切れ異常報告方式 | |
| JPH01175656A (ja) | 高速データ転送方式 | |
| JPH01158554A (ja) | Ｄｍａ装置を備えたデータ処理システム | |
| JPH0395652A (ja) | 二重化システム用記憶装置 |