JPS6045837A - デ−タ転送回路 - Google Patents

デ−タ転送回路

Info

Publication number
JPS6045837A
JPS6045837A JP58152479A JP15247983A JPS6045837A JP S6045837 A JPS6045837 A JP S6045837A JP 58152479 A JP58152479 A JP 58152479A JP 15247983 A JP15247983 A JP 15247983A JP S6045837 A JPS6045837 A JP S6045837A
Authority
JP
Japan
Prior art keywords
memory
processor
data
circuit
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58152479A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0222410B2 (show.php
Inventor
Hiroshi Nishimatsu
西松　博志
Toshiro Fukutomi
福富　敏朗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Azbil Corp
Original Assignee
Azbil Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Azbil Corp filed Critical Azbil Corp
Priority to JP58152479A priority Critical patent/JPS6045837A/ja
Publication of JPS6045837A publication Critical patent/JPS6045837A/ja
Publication of JPH0222410B2 publication Critical patent/JPH0222410B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP58152479A 1983-08-23 1983-08-23 デ−タ転送回路 Granted JPS6045837A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58152479A JPS6045837A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58152479A JPS6045837A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Publications (2)

Publication Number Publication Date
JPS6045837A true JPS6045837A (ja) 1985-03-12
JPH0222410B2 JPH0222410B2 (show.php) 1990-05-18

Family

ID=15541399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58152479A Granted JPS6045837A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Country Status (1)

Country Link
JP (1) JPS6045837A (show.php)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61294680A (ja) * 1985-06-20 1986-12-25 Nec Corp Ｆｉｆｏメモリの読み出し回路
FR2607648A1 (fr) * 1986-11-28 1988-06-03 Hewlett Packard France Sa Procede et dispositif de transmission rapide de donnees entre un emetteur et un recepteur par liaison serie standard

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57203135A (en) * 1981-06-10 1982-12-13 Toshiba Corp Data transfer system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57203135A (en) * 1981-06-10 1982-12-13 Toshiba Corp Data transfer system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61294680A (ja) * 1985-06-20 1986-12-25 Nec Corp Ｆｉｆｏメモリの読み出し回路
FR2607648A1 (fr) * 1986-11-28 1988-06-03 Hewlett Packard France Sa Procede et dispositif de transmission rapide de donnees entre un emetteur et un recepteur par liaison serie standard

Also Published As

Publication number Publication date
JPH0222410B2 (show.php) 1990-05-18

Similar Documents

Publication Publication Date Title
JPS6045837A (ja) デ−タ転送回路
JPH01256212A (ja) 双方向バッファ回路
JPH0222411B2 (show.php)
JPS63238712A (ja) フリツプ・フロツプ回路
JPS582040U (ja) デ−タ処理装置におけるクロック回路
JPS62170068A (ja) フレキシブルデイスクドライブ装置
JPS58103016A (ja) バツフア−回路の電源制御装置
JPS59144931U (ja) ラツチドコンパレ−タ
JPS5922558U (ja) 信号処理装置の入力回路
JPS60181858A (ja) 半導体集積回路装置
JPS59147249U (ja) マイクロプロセツサ暴走監視回路
JPS6082798U (ja) デ−タ制御装置
JPS6090934U (ja) ジツタ発生回路
JPS6174002A (ja) ラツチ回路
JPS60109102U (ja) デジタル制御回路
JPS585058A (ja) デ−タ入出力制御回路
JPS6253020A (ja) 集積回路
JPS6316709A (ja) フリツプフロツプ回路
JPH0213963B2 (show.php)
JPS6041522B2 (ja) フエ−ルセ−フ型励振メモリ
JPS60249417A (ja) ゲ−ト信号遅延回路
JPS5933099U (ja) 残響付加回路
JPS6013591U (ja) 表示制御回路
JPH04239957A (ja) 半導体集積回路装置
JPH0746298B2 (ja) リセツト回路