JPS6043770A - サブ・プロセツサ・ユニツト通信方式 - Google Patents
サブ・プロセツサ・ユニツト通信方式Info
- Publication number
- JPS6043770A JPS6043770A JP15229483A JP15229483A JPS6043770A JP S6043770 A JPS6043770 A JP S6043770A JP 15229483 A JP15229483 A JP 15229483A JP 15229483 A JP15229483 A JP 15229483A JP S6043770 A JPS6043770 A JP S6043770A
- Authority
- JP
- Japan
- Prior art keywords
- main
- sub
- register
- processor unit
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15229483A JPS6043770A (ja) | 1983-08-19 | 1983-08-19 | サブ・プロセツサ・ユニツト通信方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15229483A JPS6043770A (ja) | 1983-08-19 | 1983-08-19 | サブ・プロセツサ・ユニツト通信方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6043770A true JPS6043770A (ja) | 1985-03-08 |
| JPS6411984B2 JPS6411984B2 (cs) | 1989-02-28 |
Family
ID=15537381
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15229483A Granted JPS6043770A (ja) | 1983-08-19 | 1983-08-19 | サブ・プロセツサ・ユニツト通信方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6043770A (cs) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62260263A (ja) * | 1986-05-07 | 1987-11-12 | Fujitsu Ltd | マルチプロセツサによるプログラム制御方式 |
| JP2006280474A (ja) * | 2005-03-31 | 2006-10-19 | Daiman:Kk | 遊技機における払出制御技術 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5539908A (en) * | 1978-08-26 | 1980-03-21 | Hitachi Denshi Ltd | Control system of multi-processor system |
| JPS5667471A (en) * | 1979-11-02 | 1981-06-06 | Mitsubishi Electric Corp | Multiprocessor |
| JPS5731072A (en) * | 1980-07-31 | 1982-02-19 | Mitsubishi Electric Corp | Multiprocessor |
-
1983
- 1983-08-19 JP JP15229483A patent/JPS6043770A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5539908A (en) * | 1978-08-26 | 1980-03-21 | Hitachi Denshi Ltd | Control system of multi-processor system |
| JPS5667471A (en) * | 1979-11-02 | 1981-06-06 | Mitsubishi Electric Corp | Multiprocessor |
| JPS5731072A (en) * | 1980-07-31 | 1982-02-19 | Mitsubishi Electric Corp | Multiprocessor |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62260263A (ja) * | 1986-05-07 | 1987-11-12 | Fujitsu Ltd | マルチプロセツサによるプログラム制御方式 |
| JP2006280474A (ja) * | 2005-03-31 | 2006-10-19 | Daiman:Kk | 遊技機における払出制御技術 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6411984B2 (cs) | 1989-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5283872A (en) | SCSI device having transfer parameter storage memory blocks which correspond to each apparatus | |
| US5848279A (en) | Mechanism for delivering interrupt messages | |
| JP2573566B2 (ja) | バスコンバータ | |
| US6131127A (en) | I/O transactions on a low pin count bus | |
| US4835684A (en) | Microcomputer capable of transferring data from one location to another within a memory without an intermediary data bus | |
| JP3442932B2 (ja) | 情報処理システム | |
| US4799150A (en) | Interface system between a host computer and a peripheral processor with address detection circuitry | |
| JPS6043770A (ja) | サブ・プロセツサ・ユニツト通信方式 | |
| US7689991B2 (en) | Bus management techniques | |
| US6618790B1 (en) | Burst suspend and resume with computer memory | |
| US6085271A (en) | System bus arbitrator for facilitating multiple transactions in a computer system | |
| EP1125191A1 (en) | Controlling access to a primary memory | |
| JP3531368B2 (ja) | コンピュータシステム及びバス間制御回路 | |
| JPH0962621A (ja) | コンピュータシステムおよびコマンドサイクル切換え方法 | |
| EP0766171A1 (en) | Information handling system including efficient power on initialization | |
| JP2002278753A (ja) | データ処理システム | |
| JP2615677B2 (ja) | 共用拡張記憶制御方式 | |
| JPS6158861B2 (cs) | ||
| JPS61175816A (ja) | 印字制御方式 | |
| JPS6349964A (ja) | ハンドシエ−ク制御装置 | |
| JPS6214866B2 (cs) | ||
| JPH04364558A (ja) | パーソナルコンピュータ | |
| JPH01144151A (ja) | 情報処理装置 | |
| JPH0120782B2 (cs) | ||
| JPS62160560A (ja) | バス制御方式 |