JPS6043758A - バツフア・ストレ−ジのリプレ−ス制御方式 - Google Patents

バツフア・ストレ−ジのリプレ−ス制御方式

Info

Publication number
JPS6043758A
JPS6043758A JP58152053A JP15205383A JPS6043758A JP S6043758 A JPS6043758 A JP S6043758A JP 58152053 A JP58152053 A JP 58152053A JP 15205383 A JP15205383 A JP 15205383A JP S6043758 A JPS6043758 A JP S6043758A
Authority
JP
Japan
Prior art keywords
replacement
buffer storage
column
row
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58152053A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0313616B2 (enExample
Inventor
Koji Nakamura
幸二 中村
Makoto Kishi
誠 岸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58152053A priority Critical patent/JPS6043758A/ja
Publication of JPS6043758A publication Critical patent/JPS6043758A/ja
Publication of JPH0313616B2 publication Critical patent/JPH0313616B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58152053A 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式 Granted JPS6043758A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58152053A JPS6043758A (ja) 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58152053A JPS6043758A (ja) 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式

Publications (2)

Publication Number Publication Date
JPS6043758A true JPS6043758A (ja) 1985-03-08
JPH0313616B2 JPH0313616B2 (enExample) 1991-02-22

Family

ID=15532014

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58152053A Granted JPS6043758A (ja) 1983-08-20 1983-08-20 バツフア・ストレ−ジのリプレ−ス制御方式

Country Status (1)

Country Link
JP (1) JPS6043758A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07168762A (ja) * 1991-04-22 1995-07-04 Internatl Business Mach Corp <Ibm> キャッシュページ置換方法及び装置並びにコンピュータ装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5718074A (en) * 1980-07-08 1982-01-29 Nec Corp Buffer memory device
JPS5794974A (en) * 1980-12-05 1982-06-12 Fujitsu Ltd Buffer memory control system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5718074A (en) * 1980-07-08 1982-01-29 Nec Corp Buffer memory device
JPS5794974A (en) * 1980-12-05 1982-06-12 Fujitsu Ltd Buffer memory control system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07168762A (ja) * 1991-04-22 1995-07-04 Internatl Business Mach Corp <Ibm> キャッシュページ置換方法及び装置並びにコンピュータ装置

Also Published As

Publication number Publication date
JPH0313616B2 (enExample) 1991-02-22

Similar Documents

Publication Publication Date Title
US10318434B2 (en) Optimized hopscotch multiple hash tables for efficient memory in-line deduplication application
US3800292A (en) Variable masking for segmented memory
US5526509A (en) Method and apparatus for controlling one or more hierarchical memories using a virtual storage scheme and physical to virtual address translation
US9966152B2 (en) Dedupe DRAM system algorithm architecture
EP0130349A2 (en) A method for the replacement of blocks of information and its use in a data processing system
JPS6284350A (ja) 階層キヤツシユメモリ装置および方法
EP1087296B1 (en) Word width selection for SRAM cache
JP2681398B2 (ja) 記憶装置
US5544340A (en) Method and system for controlling cache memory with a storage buffer to increase throughput of a write operation to the cache memory
JPH0194459A (ja) バッファメモリ制御装置
JPS63101944A (ja) 記憶制御装置
JPS63201851A (ja) バッファ記憶アクセス方法
US6901450B1 (en) Multiprocessor machine and cache control method for providing higher priority to shared cache that is accessed by multiprocessors
JPS6043758A (ja) バツフア・ストレ−ジのリプレ−ス制御方式
JPS6120157A (ja) データ処理システム
JPS6154547A (ja) ３レベルの階層メモリを備えたデ−タ処理システム
JPH0427583B2 (enExample)
US6996675B2 (en) Retrieval of all tag entries of cache locations for memory address and determining ECC based on same
JPH0210446A (ja) バッファ記憶装置
JP2710580B2 (ja) キャッシュメモリ装置
US5802522A (en) Method and system of storing data blocks that have common data elements
EP0787326B1 (en) System and method for processing of memory data and communication system comprising such system
JPS6020255A (ja) バツフア記憶制御方式
EP0407067A2 (en) Cache support architecture
JP2736352B2 (ja) マルチプロセッサシステムにおけるキャッシュメモリ制御方法