JPS6041458B2 - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法

Info

Publication number
JPS6041458B2
JPS6041458B2 JP50048378A JP4837875A JPS6041458B2 JP S6041458 B2 JPS6041458 B2 JP S6041458B2 JP 50048378 A JP50048378 A JP 50048378A JP 4837875 A JP4837875 A JP 4837875A JP S6041458 B2 JPS6041458 B2 JP S6041458B2
Authority
JP
Japan
Prior art keywords
layer
semi
poly
insulating
oxygen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP50048378A
Other languages
English (en)
Japanese (ja)
Other versions
JPS51123561A (en
Inventor
昭明 青木
孟史 松下
忠良 三船
久雄 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP50048378A priority Critical patent/JPS6041458B2/ja
Priority to GB15648/76A priority patent/GB1536719A/en
Priority to US05/678,061 priority patent/US4084986A/en
Priority to CA250,473A priority patent/CA1071772A/en
Priority to DE19762617397 priority patent/DE2617397A1/de
Priority to FR7611731A priority patent/FR2309036A1/fr
Priority to NL7604237A priority patent/NL7604237A/xx
Publication of JPS51123561A publication Critical patent/JPS51123561A/ja
Publication of JPS6041458B2 publication Critical patent/JPS6041458B2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/40—Resistors
    • H10D1/43—Resistors having PN junctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/061—Gettering-armorphous layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/085—Isolated-integrated
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/112—Nitridation, direct, of silicon
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/114—Nitrides of silicon
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/958—Passivation layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP50048378A 1975-04-21 1975-04-21 半導体装置の製造方法 Expired JPS6041458B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP50048378A JPS6041458B2 (ja) 1975-04-21 1975-04-21 半導体装置の製造方法
GB15648/76A GB1536719A (en) 1975-04-21 1976-04-15 Semiconductor devices and methods of making semi-insulating layers therefor
US05/678,061 US4084986A (en) 1975-04-21 1976-04-19 Method of manufacturing a semi-insulating silicon layer
CA250,473A CA1071772A (en) 1975-04-21 1976-04-20 Method of manufacturing a semi-conductor device employing semi-conductor to semi-insulator conversion by ion implantation
DE19762617397 DE2617397A1 (de) 1975-04-21 1976-04-21 Halbleiterbauelement und verfahren zu seiner herstellung
FR7611731A FR2309036A1 (fr) 1975-04-21 1976-04-21 Dispositif semiconducteur et son procede de fabrication
NL7604237A NL7604237A (nl) 1975-04-21 1976-04-21 Halfgeleiderinrichting.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50048378A JPS6041458B2 (ja) 1975-04-21 1975-04-21 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS51123561A JPS51123561A (en) 1976-10-28
JPS6041458B2 true JPS6041458B2 (ja) 1985-09-17

Family

ID=12801650

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50048378A Expired JPS6041458B2 (ja) 1975-04-21 1975-04-21 半導体装置の製造方法

Country Status (7)

Country Link
US (1) US4084986A (enExample)
JP (1) JPS6041458B2 (enExample)
CA (1) CA1071772A (enExample)
DE (1) DE2617397A1 (enExample)
FR (1) FR2309036A1 (enExample)
GB (1) GB1536719A (enExample)
NL (1) NL7604237A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6242829U (enExample) * 1985-08-30 1987-03-14

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7612883A (nl) * 1976-11-19 1978-05-23 Philips Nv Halfgeleiderinrichting, en werkwijze ter ver- vaardiging daarvan.
US4105805A (en) * 1976-12-29 1978-08-08 The United States Of America As Represented By The Secretary Of The Army Formation of metal nitride oxide semiconductor (MNOS) by ion implantation of oxygen through a silicon nitride layer
IN147578B (enExample) * 1977-02-24 1980-04-19 Rca Corp
DE2730367A1 (de) * 1977-07-05 1979-01-18 Siemens Ag Verfahren zum passivieren von halbleiterelementen
JPS5841659B2 (ja) * 1977-08-30 1983-09-13 株式会社東芝 絶縁膜の形成方法
JPS5721856B2 (en) * 1977-11-28 1982-05-10 Nippon Telegraph & Telephone Semiconductor and its manufacture
US4742384A (en) * 1978-02-01 1988-05-03 Rca Corporation Structure for passivating a PN junction
US4473597A (en) * 1978-02-01 1984-09-25 Rca Corporation Method and structure for passivating a PN junction
JPS5939906B2 (ja) * 1978-05-04 1984-09-27 超エル・エス・アイ技術研究組合 半導体装置の製造方法
DE2836911C2 (de) * 1978-08-23 1986-11-06 Siemens AG, 1000 Berlin und 8000 München Passivierungsschicht für Halbleiterbauelemente
US4242697A (en) * 1979-03-14 1980-12-30 Bell Telephone Laboratories, Incorporated Dielectrically isolated high voltage semiconductor devices
FR2459551A1 (fr) * 1979-06-19 1981-01-09 Thomson Csf Procede et structure de passivation a autoalignement sur l'emplacement d'un masque
JPS5640269A (en) * 1979-09-11 1981-04-16 Toshiba Corp Preparation of semiconductor device
JPS5679449A (en) * 1979-11-30 1981-06-30 Mitsubishi Electric Corp Production of semiconductor device
US4315782A (en) * 1980-07-21 1982-02-16 Rca Corporation Method of making semiconductor device with passivated rectifying junctions having hydrogenated amorphous regions
US4339285A (en) * 1980-07-28 1982-07-13 Rca Corporation Method for fabricating adjacent conducting and insulating regions in a film by laser irradiation
US4803528A (en) * 1980-07-28 1989-02-07 General Electric Company Insulating film having electrically conducting portions
US4430404A (en) 1981-04-30 1984-02-07 Hitachi, Ltd. Electrophotographic photosensitive material having thin amorphous silicon protective layer
US4420765A (en) * 1981-05-29 1983-12-13 Rca Corporation Multi-layer passivant system
US4466176A (en) * 1982-08-09 1984-08-21 General Electric Company Process for manufacturing insulated-gate semiconductor devices with integral shorts
US4417385A (en) * 1982-08-09 1983-11-29 General Electric Company Processes for manufacturing insulated-gate semiconductor devices with integral shorts
JPS6068621A (ja) * 1983-09-26 1985-04-19 Toshiba Corp 半導体装置の製造方法
US4814285A (en) * 1985-09-23 1989-03-21 Harris Corp. Method for forming planarized interconnect level using selective deposition and ion implantation
JPS6276673A (ja) * 1985-09-30 1987-04-08 Toshiba Corp 高耐圧半導体装置
GB2183905B (en) * 1985-11-18 1989-10-04 Plessey Co Plc Method of semiconductor device manufacture
DE3542166A1 (de) * 1985-11-29 1987-06-04 Telefunken Electronic Gmbh Halbleiterbauelement
US4705760A (en) * 1986-01-16 1987-11-10 Rca Corporation Preparation of a surface for deposition of a passinating layer
US4740481A (en) * 1986-01-21 1988-04-26 Motorola Inc. Method of preventing hillock formation in polysilicon layer by oxygen implanation
US4682407A (en) * 1986-01-21 1987-07-28 Motorola, Inc. Means and method for stabilizing polycrystalline semiconductor layers
USH948H (en) 1986-12-01 1991-08-06 The United States Of America As Represented By The Secretary Of The Navy Semiconductor-semiconductor compound insulator-insulator structures
KR900005038B1 (ko) * 1987-07-31 1990-07-18 삼성전자 주식회사 고저항 다결정 실리콘의 제조방법
US4993427A (en) * 1989-11-09 1991-02-19 Sonotek Corporation Heart contraction monitor
JP2601136B2 (ja) * 1993-05-07 1997-04-16 日本電気株式会社 半導体装置の製造方法
GB2323706B (en) * 1997-03-13 2002-02-13 United Microelectronics Corp Method to inhibit the formation of ion implantation induced edge defects
US5930659A (en) * 1997-12-05 1999-07-27 Advanced Microdevices, Inc. Forming minimal size spaces in integrated circuit conductive lines
US6046109A (en) * 1997-12-29 2000-04-04 Industrial Technology Research Institute Creation of local semi-insulating regions on semiconductor substrates
US6458645B2 (en) * 1998-02-26 2002-10-01 Micron Technology, Inc. Capacitor having tantalum oxynitride film and method for making same
US6995821B1 (en) * 1999-04-23 2006-02-07 International Business Machines Corporation Methods of reducing unbalanced DC voltage between two electrodes of reflective liquid crystal display by thin film passivation
US6635983B1 (en) * 1999-09-02 2003-10-21 Micron Technology, Inc. Nitrogen and phosphorus doped amorphous silicon as resistor for field emission device baseplate
KR100711000B1 (ko) * 2005-11-28 2007-04-24 동부일렉트로닉스 주식회사 이중 게이트를 구비한 모스트랜지스터 및 그 제조방법
JP5195186B2 (ja) * 2008-09-05 2013-05-08 三菱電機株式会社 半導体装置の製造方法
DE102014111781B4 (de) * 2013-08-19 2022-08-11 Korea Atomic Energy Research Institute Verfahren zur elektrochemischen Herstellung einer Silizium-Schicht
CN113774494B (zh) * 2021-11-15 2022-03-29 浙江大学杭州国际科创中心 一种半绝缘型碳化硅单晶片剥离方法及剥离装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3563809A (en) * 1968-08-05 1971-02-16 Hughes Aircraft Co Method of making semiconductor devices with ion beams
JPS4936792B1 (enExample) * 1970-10-15 1974-10-03
US3897274A (en) * 1971-06-01 1975-07-29 Texas Instruments Inc Method of fabricating dielectrically isolated semiconductor structures
JPS4939235A (enExample) * 1972-08-24 1974-04-12
US3900345A (en) * 1973-08-02 1975-08-19 Motorola Inc Thin low temperature epi regions by conversion of an amorphous layer
JPS532552B2 (enExample) * 1974-03-30 1978-01-28

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6242829U (enExample) * 1985-08-30 1987-03-14

Also Published As

Publication number Publication date
NL7604237A (nl) 1976-10-25
JPS51123561A (en) 1976-10-28
US4084986A (en) 1978-04-18
FR2309036B1 (enExample) 1980-07-25
CA1071772A (en) 1980-02-12
FR2309036A1 (fr) 1976-11-19
DE2617397A1 (de) 1976-11-04
GB1536719A (en) 1978-12-20

Similar Documents

Publication Publication Date Title
JPS6041458B2 (ja) 半導体装置の製造方法
US5275872A (en) Polycrystalline silicon thin film transistor
US4749441A (en) Semiconductor mushroom structure fabrication
US4994413A (en) Method of manufacturing a semiconductor device having a silicon carbide layer
EP0137906B1 (en) Method for fabricating vertical npn and lateral pnp transistors in the same semiconductor body
US3909320A (en) Method for forming MOS structure using double diffusion
US6168981B1 (en) Method and apparatus for the localized reduction of the lifetime of charge carriers, particularly in integrated electronic devices
CA1142267A (en) Complementary transistor structure and method for manufacture
US4016007A (en) Method for fabricating a silicon device utilizing ion-implantation and selective oxidation
US4159915A (en) Method for fabrication vertical NPN and PNP structures utilizing ion-implantation
JPS5952533B2 (ja) 半導体内にド−プ領域を作る方法
EP0033495B1 (en) Process for fabricating a high speed bipolar transistor
JPS6038877B2 (ja) 半導体装置の製法
US4214315A (en) Method for fabricating vertical NPN and PNP structures and the resulting product
JPS62203380A (ja) 半導体素子の製造方法
US4393577A (en) Semiconductor devices and method of manufacturing the same
US4498224A (en) Method of manufacturing a MOSFET using accelerated ions to form an amorphous region
US4377902A (en) Method of manufacturing semiconductor device using laser beam crystallized poly/amorphous layer
US5116770A (en) Method for fabricating bipolar semiconductor devices
JPS6133253B2 (enExample)
US5236851A (en) Method for fabricating semiconductor devices
CN115910931A (zh) 碳化硅异质外延功率集成电路工艺方法
CA1131797A (en) Fabrication of a semiconductor device in a simulated epitaxial layer
KR100299912B1 (ko) 절연 게이트 바이폴라 트랜지스터의 제조 방법
US4153487A (en) Method of manufacturing intergrated injection logic semiconductor devices utilizing self-aligned double-diffusion techniques