JPS6041342A - クロツク選択制御方式 - Google Patents

クロツク選択制御方式

Info

Publication number
JPS6041342A
JPS6041342A JP58149235A JP14923583A JPS6041342A JP S6041342 A JPS6041342 A JP S6041342A JP 58149235 A JP58149235 A JP 58149235A JP 14923583 A JP14923583 A JP 14923583A JP S6041342 A JPS6041342 A JP S6041342A
Authority
JP
Japan
Prior art keywords
circuit
clock signal
signal
phase
distance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58149235A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0557786B2 (enrdf_load_stackoverflow
Inventor
Tetsuo Soejima
哲男 副島
Shigeo Amamiya
雨宮　成雄
Kazuo Murano
和雄 村野
Yasuyuki Okumura
奥村　康行
Tomoji Inoue
友二 井上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP58149235A priority Critical patent/JPS6041342A/ja
Publication of JPS6041342A publication Critical patent/JPS6041342A/ja
Publication of JPH0557786B2 publication Critical patent/JPH0557786B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
JP58149235A 1983-08-17 1983-08-17 クロツク選択制御方式 Granted JPS6041342A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58149235A JPS6041342A (ja) 1983-08-17 1983-08-17 クロツク選択制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58149235A JPS6041342A (ja) 1983-08-17 1983-08-17 クロツク選択制御方式

Publications (2)

Publication Number Publication Date
JPS6041342A true JPS6041342A (ja) 1985-03-05
JPH0557786B2 JPH0557786B2 (enrdf_load_stackoverflow) 1993-08-24

Family

ID=15470828

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58149235A Granted JPS6041342A (ja) 1983-08-17 1983-08-17 クロツク選択制御方式

Country Status (1)

Country Link
JP (1) JPS6041342A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61203746A (ja) * 1985-03-07 1986-09-09 Fujitsu Ltd 宅内伝送系同期方式
JPS63131743A (ja) * 1986-11-21 1988-06-03 Nec Corp 受信タイミング切替制御方式

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2291279B (en) * 1994-06-24 1998-07-15 Thomas & Betts Corp Improvements in or relating to electrical connection apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61203746A (ja) * 1985-03-07 1986-09-09 Fujitsu Ltd 宅内伝送系同期方式
JPS63131743A (ja) * 1986-11-21 1988-06-03 Nec Corp 受信タイミング切替制御方式

Also Published As

Publication number Publication date
JPH0557786B2 (enrdf_load_stackoverflow) 1993-08-24

Similar Documents

Publication Publication Date Title
US4839534A (en) Method and apparatus for establishing a system clock in response to the level of one of two clock signal sources
US4916690A (en) Division multiplex packet switching circuit using a circular shift register
US3863025A (en) Data transmission method
KR100976114B1 (ko) 디지털 비디오 인터페이스 시스템, 데이터 통신 방법 및시스템
GB1563156A (en) Digital data transmission
EP0119004B1 (en) Ring communications system
US4367549A (en) Method and apparatus for multiplexing a data signal and secondary signals
US5099497A (en) Polarity detector for subscriber lines
US4631721A (en) Bidirectional communication system of a two-wire bus comprising an active terminator
US6385319B1 (en) Encoding circuit and method of detecting block code boundary and establishing synchronization between scrambler and descrambler
JPH0936849A (ja) ビット同期回路及びビット同期方式
US4232387A (en) Data-transmission system using binary split-phase code
JPS6041342A (ja) クロツク選択制御方式
EP0124576B1 (en) Apparatus for receiving high-speed data in packet form
JP3148003B2 (ja) 受信データ再生装置
AU655879B2 (en) Accelerated token ring network
RU2306674C1 (ru) Устройство временного группообразования
JPS6059841A (ja) 通信速度可変端末
JP2540824B2 (ja) 受信タイミング切替制御方式
JP2001007868A (ja) バースト信号受信装置
JPH04280141A (ja) 伝送装置
JPH05130046A (ja) 光バス伝送方式及びそれを実施する送信側エンコーダと受信側デコーダ
JPS61227440A (ja) 網終端装置のクロツク選択制御装置
JPS6337738A (ja) ペアケ−ブル用デイジタル伝送方式
JPH05284192A (ja) クロック同期方式