JPH0557786B2 - - Google Patents
Info
- Publication number
- JPH0557786B2 JPH0557786B2 JP58149235A JP14923583A JPH0557786B2 JP H0557786 B2 JPH0557786 B2 JP H0557786B2 JP 58149235 A JP58149235 A JP 58149235A JP 14923583 A JP14923583 A JP 14923583A JP H0557786 B2 JPH0557786 B2 JP H0557786B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- circuit
- clock signal
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Small-Scale Networks (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58149235A JPS6041342A (ja) | 1983-08-17 | 1983-08-17 | クロツク選択制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58149235A JPS6041342A (ja) | 1983-08-17 | 1983-08-17 | クロツク選択制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6041342A JPS6041342A (ja) | 1985-03-05 |
| JPH0557786B2 true JPH0557786B2 (enrdf_load_stackoverflow) | 1993-08-24 |
Family
ID=15470828
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58149235A Granted JPS6041342A (ja) | 1983-08-17 | 1983-08-17 | クロツク選択制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6041342A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0878120A (ja) * | 1994-06-24 | 1996-03-22 | Thomas & Betts Corp <T&B> | ソケットコネクタ |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61203746A (ja) * | 1985-03-07 | 1986-09-09 | Fujitsu Ltd | 宅内伝送系同期方式 |
| JP2540824B2 (ja) * | 1986-11-21 | 1996-10-09 | 日本電気株式会社 | 受信タイミング切替制御方式 |
-
1983
- 1983-08-17 JP JP58149235A patent/JPS6041342A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0878120A (ja) * | 1994-06-24 | 1996-03-22 | Thomas & Betts Corp <T&B> | ソケットコネクタ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6041342A (ja) | 1985-03-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4916690A (en) | Division multiplex packet switching circuit using a circular shift register | |
| US3879710A (en) | Data processor for a loop data communications system | |
| CA2041222C (en) | Pulse width modulated self-clocking and self-synchronizing data transmission telephonic switching system | |
| US4839534A (en) | Method and apparatus for establishing a system clock in response to the level of one of two clock signal sources | |
| US3919484A (en) | Loop controller for a loop data communications system | |
| EP0229684A2 (en) | Data framing system for time division multiplexing transmission | |
| EP0119004B1 (en) | Ring communications system | |
| GB1563156A (en) | Digital data transmission | |
| US3879582A (en) | Data loop communication system | |
| EP2216932A1 (en) | Bit identification circuit | |
| JPH0667019B2 (ja) | 交換機制御方式 | |
| EP0201971A2 (en) | Communication system | |
| US5099497A (en) | Polarity detector for subscriber lines | |
| US4631721A (en) | Bidirectional communication system of a two-wire bus comprising an active terminator | |
| JPH0114738B2 (enrdf_load_stackoverflow) | ||
| JPH0563734A (ja) | データ通信装置 | |
| US5208831A (en) | Network interface system | |
| US3349330A (en) | Diphase transceiver with modulatordemodulator isolation | |
| JPH0557786B2 (enrdf_load_stackoverflow) | ||
| US4203003A (en) | Frame search control for digital transmission system | |
| EP0124576B1 (en) | Apparatus for receiving high-speed data in packet form | |
| JP3148003B2 (ja) | 受信データ再生装置 | |
| JPH0636511B2 (ja) | コード・バイオレーション検出回路 | |
| CA1128630A (en) | Data synchronization circuit | |
| CA2037488C (en) | Communication terminal equipment |