JPS6032341A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS6032341A JPS6032341A JP58141670A JP14167083A JPS6032341A JP S6032341 A JPS6032341 A JP S6032341A JP 58141670 A JP58141670 A JP 58141670A JP 14167083 A JP14167083 A JP 14167083A JP S6032341 A JPS6032341 A JP S6032341A
- Authority
- JP
- Japan
- Prior art keywords
- cap
- sealing
- frame
- package
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/163—Connection portion, e.g. seal
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58141670A JPS6032341A (ja) | 1983-08-02 | 1983-08-02 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58141670A JPS6032341A (ja) | 1983-08-02 | 1983-08-02 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6032341A true JPS6032341A (ja) | 1985-02-19 |
| JPH041500B2 JPH041500B2 (cs) | 1992-01-13 |
Family
ID=15297456
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58141670A Granted JPS6032341A (ja) | 1983-08-02 | 1983-08-02 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6032341A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011187697A (ja) * | 2010-03-09 | 2011-09-22 | Fuji Electric Co Ltd | 半導体パッケージの組立方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5240069A (en) * | 1975-09-26 | 1977-03-28 | Hitachi Ltd | Insulator vessel sealed type semiconductor device and process for prod uction of same |
| JPS5547772U (cs) * | 1978-09-26 | 1980-03-28 |
-
1983
- 1983-08-02 JP JP58141670A patent/JPS6032341A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5240069A (en) * | 1975-09-26 | 1977-03-28 | Hitachi Ltd | Insulator vessel sealed type semiconductor device and process for prod uction of same |
| JPS5547772U (cs) * | 1978-09-26 | 1980-03-28 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011187697A (ja) * | 2010-03-09 | 2011-09-22 | Fuji Electric Co Ltd | 半導体パッケージの組立方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH041500B2 (cs) | 1992-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4839716A (en) | Semiconductor packaging | |
| US7429790B2 (en) | Semiconductor structure and method of manufacture | |
| CA1114936A (en) | All metal flat package | |
| JP2009513026A (ja) | 半導体構造及び組み立て方法 | |
| JP4134893B2 (ja) | 電子素子パッケージ | |
| US3941916A (en) | Electronic circuit package and method of brazing | |
| EP3624180A1 (en) | Semiconductor device and method for manufacturing same | |
| US4558346A (en) | Highly reliable hermetically sealed package for a semiconductor device | |
| EP0098176A2 (en) | The packaging of semiconductor chips | |
| JPS63211778A (ja) | 光素子用パツケ−ジ | |
| JPS6032341A (ja) | 半導体装置 | |
| JPH0228351A (ja) | 半導体装置 | |
| JPS6366062B2 (cs) | ||
| JP2004055580A (ja) | 電子部品パッケージ封止用蓋体 | |
| JPH03108361A (ja) | 半導体集積回路装置 | |
| JPS60161640A (ja) | 半導体装置 | |
| JPS5917542B2 (ja) | 半導体装置の気密封止組立方法 | |
| KR100673645B1 (ko) | 칩 패키지 및 그 제조방법 | |
| JPS638620B2 (cs) | ||
| JPH05315461A (ja) | 封止型電子部品および封止型電子部品の製造方法 | |
| JPS63122250A (ja) | 半導体装置 | |
| JPS59100554A (ja) | パツケ−ジの封止方法 | |
| JPS634350B2 (cs) | ||
| JPS63240052A (ja) | 半導体装置の製造方法 | |
| JPH0513608A (ja) | 半導体装置 |