JPS60263253A - 情報処理システム - Google Patents

情報処理システム

Info

Publication number
JPS60263253A
JPS60263253A JP59119698A JP11969884A JPS60263253A JP S60263253 A JPS60263253 A JP S60263253A JP 59119698 A JP59119698 A JP 59119698A JP 11969884 A JP11969884 A JP 11969884A JP S60263253 A JPS60263253 A JP S60263253A
Authority
JP
Japan
Prior art keywords
channel
processing unit
central processing
memory
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59119698A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0113578B2 (enExample
Inventor
Hiroaki Kurozumi
黒住　弘明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59119698A priority Critical patent/JPS60263253A/ja
Publication of JPS60263253A publication Critical patent/JPS60263253A/ja
Publication of JPH0113578B2 publication Critical patent/JPH0113578B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP59119698A 1984-06-11 1984-06-11 情報処理システム Granted JPS60263253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59119698A JPS60263253A (ja) 1984-06-11 1984-06-11 情報処理システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59119698A JPS60263253A (ja) 1984-06-11 1984-06-11 情報処理システム

Publications (2)

Publication Number Publication Date
JPS60263253A true JPS60263253A (ja) 1985-12-26
JPH0113578B2 JPH0113578B2 (enExample) 1989-03-07

Family

ID=14767853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59119698A Granted JPS60263253A (ja) 1984-06-11 1984-06-11 情報処理システム

Country Status (1)

Country Link
JP (1) JPS60263253A (enExample)

Also Published As

Publication number Publication date
JPH0113578B2 (enExample) 1989-03-07

Similar Documents

Publication Publication Date Title
US20200233762A1 (en) Method and Apparatus for Redundancy in Active-Active Cluster System
US6237108B1 (en) Multiprocessor system having redundant shared memory configuration
US5386544A (en) Data processing system with a standby process mechanism for saving and restoring operations
JPS60263253A (ja) 情報処理システム
JPS6357823B2 (enExample)
JP2698074B2 (ja) マルチプロセッサシステムにおけるプロセッサの局データ変更方法
JP2600614B2 (ja) 障害情報収集可能な交換システム
JPS593775B2 (ja) バス要求処理装置
JP2946541B2 (ja) 二重化制御システム
JPH0756763A (ja) 二重化制御システムの切替え方法
JPS59180897A (ja) バツテリバツクアツプメモリの二重化方式
JPS60134352A (ja) 二重化バス制御装置
JPS6232739A (ja) 切換制御方式
JPH0221353A (ja) マルチプロセッサシステム
JPS61139849A (ja) デ−タ処理装置の冗長化システム
JPS6172496A (ja) 二重化情報処理装置のシステム再開方式
JPS61134846A (ja) 電子計算機システム
JPS60239149A (ja) ル−プバスアクセス方式
JPH0217823B2 (enExample)
JPS62140155A (ja) 装置のデ−タバス自動切替回路
JPH07120296B2 (ja) ホットスタンバイシステムにおけるエラー制御方式
JPH1021148A (ja) 冗長システム
JPH03250322A (ja) 記憶装置
JPH04320540A (ja) ２重化システム
JPS6143857A (ja) 端末自動閉塞方法