JPS60241333A - ＭＯＤ（２↑ｎ−１）の加算回路 - Google Patents

ＭＯＤ（２↑ｎ−１）の加算回路

Info

Publication number
JPS60241333A
JPS60241333A JP59097977A JP9797784A JPS60241333A JP S60241333 A JPS60241333 A JP S60241333A JP 59097977 A JP59097977 A JP 59097977A JP 9797784 A JP9797784 A JP 9797784A JP S60241333 A JPS60241333 A JP S60241333A
Authority
JP
Japan
Prior art keywords
adder
mod
carry
addition
adder circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59097977A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0137050B2 (enrdf_load_stackoverflow
Inventor
Junichi Kubo
順一 久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59097977A priority Critical patent/JPS60241333A/ja
Publication of JPS60241333A publication Critical patent/JPS60241333A/ja
Publication of JPH0137050B2 publication Critical patent/JPH0137050B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
JP59097977A 1984-05-16 1984-05-16 ＭＯＤ（２↑ｎ−１）の加算回路 Granted JPS60241333A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59097977A JPS60241333A (ja) 1984-05-16 1984-05-16 ＭＯＤ（２↑ｎ−１）の加算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59097977A JPS60241333A (ja) 1984-05-16 1984-05-16 ＭＯＤ（２↑ｎ−１）の加算回路

Publications (2)

Publication Number Publication Date
JPS60241333A true JPS60241333A (ja) 1985-11-30
JPH0137050B2 JPH0137050B2 (enrdf_load_stackoverflow) 1989-08-03

Family

ID=14206717

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59097977A Granted JPS60241333A (ja) 1984-05-16 1984-05-16 ＭＯＤ（２↑ｎ−１）の加算回路

Country Status (1)

Country Link
JP (1) JPS60241333A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0137050B2 (enrdf_load_stackoverflow) 1989-08-03

Similar Documents

Publication Publication Date Title
US4953115A (en) Absolute value calculating circuit having a single adder
US3993891A (en) High speed parallel digital adder employing conditional and look-ahead approaches
EP0416869B1 (en) Digital adder/accumulator
JPH0573269A (ja) 加算器
GB1579100A (en) Digital arithmetic method and means
US4538238A (en) Method and apparatus for calculating the residue of a signed binary number
JPS60241333A (ja) ＭＯＤ（２↑ｎ−１）の加算回路
US5781465A (en) Method and apparatus for fast carry generation detection and comparison
JPH07118654B2 (ja) 算術演算装置
JPH0981541A (ja) 累算器
JPH11317676A (ja) 有限フィ―ルドでの任意要素の逆数具現回路
JP2991788B2 (ja) 復号器
JPH0137049B2 (enrdf_load_stackoverflow)
JP2550597B2 (ja) ２乗器
JP2599984B2 (ja) 入力データのピーク値検出回路
JP2705162B2 (ja) 演算処理装置
JPH0778748B2 (ja) ガロア体演算ユニット
SU1179322A1 (ru) Устройство дл умножени двух чисел
JPS6150334B2 (enrdf_load_stackoverflow)
JPH0635668A (ja) 全加算器
JPS6134684A (ja) ２値情報計数装置
JPH06131158A (ja) 加算方法及び加算回路
JPH07120964B2 (ja) 伸張回路
JPH0664529B2 (ja) 丸め加算器
JPS5985540A (ja) ±５進除算回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term