JPS60239822A - 入出力バツフア制御方式 - Google Patents

入出力バツフア制御方式

Info

Publication number
JPS60239822A
JPS60239822A JP9715884A JP9715884A JPS60239822A JP S60239822 A JPS60239822 A JP S60239822A JP 9715884 A JP9715884 A JP 9715884A JP 9715884 A JP9715884 A JP 9715884A JP S60239822 A JPS60239822 A JP S60239822A
Authority
JP
Japan
Prior art keywords
input
buffer
magnetic tape
buffers
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9715884A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0434780B2 (cg-RX-API-DMAC7.html
Inventor
Shigeru Nakayama
茂 中山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP9715884A priority Critical patent/JPS60239822A/ja
Publication of JPS60239822A publication Critical patent/JPS60239822A/ja
Publication of JPH0434780B2 publication Critical patent/JPH0434780B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP9715884A 1984-05-15 1984-05-15 入出力バツフア制御方式 Granted JPS60239822A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9715884A JPS60239822A (ja) 1984-05-15 1984-05-15 入出力バツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9715884A JPS60239822A (ja) 1984-05-15 1984-05-15 入出力バツフア制御方式

Publications (2)

Publication Number Publication Date
JPS60239822A true JPS60239822A (ja) 1985-11-28
JPH0434780B2 JPH0434780B2 (cg-RX-API-DMAC7.html) 1992-06-09

Family

ID=14184759

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9715884A Granted JPS60239822A (ja) 1984-05-15 1984-05-15 入出力バツフア制御方式

Country Status (1)

Country Link
JP (1) JPS60239822A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPH0434780B2 (cg-RX-API-DMAC7.html) 1992-06-09

Similar Documents

Publication Publication Date Title
EP0248906A1 (en) Multi-port memory system
US5121360A (en) Video random access memory serial port access
JPS618785A (ja) 記憶装置アクセス制御方式
JPS5821422B2 (ja) 荷電ビ−ム露光装置
CN111755041A (zh) 半导体存储装置
JP2947664B2 (ja) 画像専用半導体記憶装置
JPS60239822A (ja) 入出力バツフア制御方式
JPH02114313A (ja) 高速外部記憶装置
US5548752A (en) Method and system for storing data in a memory device
JP3628339B2 (ja) データアクセスシステム
US5646906A (en) Method & Apparatus for real-time processing of moving picture signals using flash memories
KR100370765B1 (ko) 브이-램을 사용한 보조기억 장치의 버퍼 메모리 제어방법
SU982089A1 (ru) Оперативное запоминающее устройство на динамических элементах пам ти
JPH02212952A (ja) メモリアクセス制御方式
JPH0290795A (ja) 時分割スイッチ制御装置
JPS63269393A (ja) 多ポ−ト半導体記憶素子
JPH0376557B2 (cg-RX-API-DMAC7.html)
JPS61198344A (ja) ブロツクデ−タ書込方式
JPS5843036A (ja) バツフア制御装置
JPS61227268A (ja) 磁気デイスク・アクセス方式
JPH01114961A (ja) ダイレクトメモリアクセス制御装置
JPH028933A (ja) 半導体メモリ装置
JPH02214099A (ja) ポインタリセット方式
JPS58166471A (ja) 記憶装置
JPS61156330A (ja) 記憶装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term