JPS60235549A - ｎＢ１Ｃ符号信号のＣビツト同期方式 - Google Patents

ｎＢ１Ｃ符号信号のＣビツト同期方式

Info

Publication number
JPS60235549A
JPS60235549A JP59091208A JP9120884A JPS60235549A JP S60235549 A JPS60235549 A JP S60235549A JP 59091208 A JP59091208 A JP 59091208A JP 9120884 A JP9120884 A JP 9120884A JP S60235549 A JPS60235549 A JP S60235549A
Authority
JP
Japan
Prior art keywords
bit
output
circuit
nb1c
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59091208A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0210619B2 (enrdf_load_stackoverflow
Inventor
Koji Nishizaki
西崎　浩二
Hiroyasu Sumiya
住谷　裕康
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59091208A priority Critical patent/JPS60235549A/ja
Publication of JPS60235549A publication Critical patent/JPS60235549A/ja
Publication of JPH0210619B2 publication Critical patent/JPH0210619B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59091208A 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式 Granted JPS60235549A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59091208A JPS60235549A (ja) 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59091208A JPS60235549A (ja) 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式

Publications (2)

Publication Number Publication Date
JPS60235549A true JPS60235549A (ja) 1985-11-22
JPH0210619B2 JPH0210619B2 (enrdf_load_stackoverflow) 1990-03-08

Family

ID=14020006

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59091208A Granted JPS60235549A (ja) 1984-05-08 1984-05-08 ｎＢ１Ｃ符号信号のＣビツト同期方式

Country Status (1)

Country Link
JP (1) JPS60235549A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62151045A (ja) * 1985-12-25 1987-07-06 Nec Corp 多重変換装置の同期信号伝送方式
JPS633533A (ja) * 1986-06-23 1988-01-08 Nec Corp ワ−ド同期回路
FR2631762A1 (fr) * 1988-05-18 1989-11-24 Cit Alcatel Dispositif de synchronisation de trame pour un train numerique synchrone partage en blocs au moyen d'un code par blocs et structure en trames

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03123315U (enrdf_load_stackoverflow) * 1990-03-28 1991-12-16

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62151045A (ja) * 1985-12-25 1987-07-06 Nec Corp 多重変換装置の同期信号伝送方式
JPS633533A (ja) * 1986-06-23 1988-01-08 Nec Corp ワ−ド同期回路
FR2631762A1 (fr) * 1988-05-18 1989-11-24 Cit Alcatel Dispositif de synchronisation de trame pour un train numerique synchrone partage en blocs au moyen d'un code par blocs et structure en trames

Also Published As

Publication number Publication date
JPH0210619B2 (enrdf_load_stackoverflow) 1990-03-08

Similar Documents

Publication Publication Date Title
JPH055711Y2 (enrdf_load_stackoverflow)
JP3130344B2 (ja) データの並直列変換装置及び直並列変換装置、並びに直列データのディジタル伝送システム
US20060117203A1 (en) Maintaining synchronization of multiple data channels with a common clock signal
US5864250A (en) Non-servo clock and data recovery circuit and method
JPH04227122A (ja) ディジタルクロック変換回路
US6288656B1 (en) Receive deserializer for regenerating parallel data serially transmitted over multiple channels
US5101203A (en) Digital data regeneration and deserialization circuits
KR100306938B1 (ko) 직렬 데이터와 클록 신호를 합성하는 방법 및 장치
JP3952274B2 (ja) 並列−直列コンバータ回路及び並列−直列コンバータ方法
US5748123A (en) Decoding apparatus for Manchester code
US6977973B1 (en) System and method for decoding manchester data
JP2744690B2 (ja) フレーム同期回路
KR20010050420A (ko) 클록 추출장치
JPS60235549A (ja) ｎＢ１Ｃ符号信号のＣビツト同期方式
JP2947074B2 (ja) フレーム同期検出回路
JP2958976B2 (ja) データの誤り訂正方式
JP3389560B2 (ja) クロック抽出装置
KR100418017B1 (ko) 데이터 및 클럭 복원회로
JP2693466B2 (ja) 多重化符号変換方法
JP2004289540A (ja) クロック抽出回路およびクロック抽出方法
KR100212551B1 (ko) 개선된 동기 클럭 발생장치
JP2745993B2 (ja) 信号伝送方式
KR100204062B1 (ko) 저속 데이타 프레임 위상 정렬기
JPH1168861A (ja) 同時双方向送受信方法および同時双方向送受信回路
KR100301971B1 (ko) Mb１ap선로부호를이용한고속이진전송시스템